Article citationsMore>>
Fusella, E., Cilardo, A. and Mazzeo, A. (2015) Scheduling-Aware Interconnect Synthesis for FPGA-Based Multi-Processor Systems-on-Chip. IEEE 25th International Conference on Field Programmable Logic and Applications (FPL), London, 2-4 September 2015, 1-2.
has been cited by the following article:
Related Articles:
-
Kazuaki Ohtsuki, Yasuo Nihei
-
Mihai Grigore Timis, Alexandru Valachi, Alexandru Barleanu, Andrei Stan
-
T. S. Balaji Damodhar, Dr. A. Senthil Kumar
-
Hossein Kazemeini, Hamid Reza Lornezhad, Ahad Banar
-
Yousif I. Al Mashhadany