A Comparative Study of Majority/Minority Logic Circuit Synthesis Methods for Post-CMOS Nanotechnologies - Engineering

ENG > Vol.9 No.10, October 2017

Engineering

Volume 9, Issue 10 (October 2017)

ISSN Print: 1947-3931 ISSN Online: 1947-394X

Google-based Impact Factor: 0.66 Citations

A Comparative Study of Majority/Minority Logic Circuit Synthesis Methods for Post-CMOS Nanotechnologies ()

HTML XML

Download as PDF (Size: 1880KB) PP. 890-915

DOI: 10.4236/eng.2017.910054 1,712 Downloads 4,983 Views Citations

Author(s)

Amjad Almatrood, Harpreet Singh

Affiliation(s)

Department of Electrical and Computer Engineering, Wayne State University, Detroit, USA.

ABSTRACT

The physical limitations of complementary metal-oxide semiconductor (CMOS) technology have led many researchers to consider other alternative technologies. Quantum-dot cellular automate (QCA), single electron tunneling (SET), tunneling phase logic (TPL), spintronic devices, etc., are some of the nanotechnologies that are being considered as possible replacements for CMOS. In these nanotechnologies, the basic logic units used to implement circuits are majority and/or minority gates. Several majority/minority logic circuit synthesis methods have been proposed. In this paper, we give a comparative study of the existing majority/minority logic circuit synthesis methods that are capable of synthesizing multi-input multi-output Boolean functions. Each of these methods is discussed in detail. The optimization priorities given to different factors such as gates, levels, inverters, etc., vary with technologies. Based on these optimization factors, the results obtained from different synthesis methods are compared. The paper also analyzes the optimization capabilities of different methods and discusses directions for future research in the synthesis of majority/minority logic networks.

KEYWORDS

Logic Design, Logic Optimization, Majority Logic Circuits, Post-CMOS Technologies

Share and Cite:

Almatrood, A. and Singh, H. (2017) A Comparative Study of Majority/Minority Logic Circuit Synthesis Methods for Post-CMOS Nanotechnologies. Engineering, 9, 890-915. doi: 10.4236/eng.2017.910054.

Cited by

[1]	Efficient design and implementation of a robust coplanar crossover and multilayer hybrid full adder–subtractor using QCA technology
	2021

[2]	Design Framework of 4-Bit Radix-4 Booth Multiplier Using Perpendicular Nanomagnetic Logic in MagCAD
	2021

[3]	Emerging Opportunities in Machine Learning Hardware Acceleration: From Advanced Neural Networks Implementation to Ultra-efficient Deep Learning Framework …
	2020

[4]	自旋波逻辑门的关键器件研究进展
	2020

[5]	A Majority Logic Synthesis Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
	2019

[6]	A Buffer and Splitter Insertion Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
	2019

[7]	Design of generalized pipeline cellular array in quantum-dot cellular automata
	2018

Journals Menu

Follow SCIRP

	+1 323-425-8868
	customer@scirp.org
	+86 18163351462(WhatsApp)
	1655362766

	Paper Publishing WeChat

Journals Menu

Home

About SCIRP

Service

Policies