Circuits and Systems

Volume 5, Issue 4 (April 2014)

ISSN Print: 2153-1285   ISSN Online: 2153-1293

Google-based Impact Factor: 0.48  Citations  

Experimental Demonstration of gm/ID Based Noise Analysis

HTML  Download Download as PDF (Size: 506KB)  PP. 69-75  
DOI: 10.4236/cs.2014.54009    4,745 Downloads   7,689 Views  Citations

ABSTRACT

Recent studies using BSIM3 models have suggested that noise depends on the transconductance-to-drain ratio gm/ID of a transistor. However, to the best of our knowledge, no experimental result demonstrating gm/ID dependent noise previously observed in simulation is available in the literature. This paper examines the underlying principles that make it possible to analyze noise using gm/ID based noise analysis. Qualitative discussion of normalized noise is presented along with experimental results from a 130 nm CMOS process. A close examination of the experimental results reveals that the device noise is width independent from 1 Hz to 10 kHz. Moreover, noise increases as gm/ID is reduced. The experiment observation that noise is width independent makes it possible for circuit designers to generate normalized parameters that are used to study noise intuitively and accurately.

Share and Cite:

Ou, J. , Ferreira, P. and Lee, J. (2014) Experimental Demonstration of gm/ID Based Noise Analysis. Circuits and Systems, 5, 69-75. doi: 10.4236/cs.2014.54009.

Cited by

[1] A Design of 45nm Low Jitter Charge Pump Phase-Locked Loop Architecture for VHF and UHF Fields
2022
[2] Uma técnica de polarização para um comparador de corrente CMOS
2022
[3] High accuracy potentiostat with wide dynamic range and linearity
AEU-International Journal of Electronics …, 2021
[4] Design framework for inverter cascode transimpedance amplifier using Gm/ID based PSO applying design equations
AEU-International Journal of Electronics …, 2021
[5] Design technique for regulated cascode transimpedance amplifier using Gm/ID methodology
2020
[6] Conception Optimale et Instrumentation Intégrée pour les Environnements Sévères
2019
[7] Analysis and circuit sizing performance of a differential amplifier using HPSO algorithm
2019
[8] Automated sizing of low-noise CMOS analog amplifier using ALCPSO optimization algorithm
Journal of Taibah University for Science, 2017
[9] Automated Design of Low-Noise High-Gain CMOS Two-stage Operational Amplifier via Thermal Noise Optimization Methodology
2017
[10] Low-noise CMOS differential-amplifier design using automated-design methodology
2017
[11] Analysis and optimization of noises of an analog circuit via PSO algorithms
Microsystem Technologies, 2017
[12] Design and analysis of folded cascode OTAs using Gm/Id methodology based on flicker noise reduction
Analog Integrated Circuits and Signal Processing, 2015
[13] A $ g_ {m}/I_ {D} $-Based Noise Optimization for CMOS Folded-Cascode Operational Amplifier
2014
[14] A gm/ID Based Noise Optimization for CMOS Folded-Cascode Operational Amplifier
J Ou, PM Ferreira - ieeexplore.ieee.org, 2014
[15] A -Based Noise Optimization for CMOS Folded-Cascode Operational Amplifier
2014
[16] Diseño de un circuito de rechazo de rizado para un amplificador chopper de señales neuronales con voltaje de alimentación menor a 1v

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.