[1]
|
“International Technology Roadmap for Semiconductors,” 2011. http://www.itrs.net
|
[2]
|
D. Hisamoto, T. Kaga, Y. Kawamo and E. Takeda, “A Fully Depleted Lean-Channel Transistor (DELTA)—A Novel Vertical Ultra Thin SOI MOSFET,” Technical Digest of IEDM, Washington, DC, 3-6 December 1989, pp. 833-836
|
[3]
|
D. Hisamoto, W. C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T. J. King, J. Bokor and C. M. Hu, “FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm,” IEEE Transactions on Electron Devices, Vol. 47, No. 12, 2000, pp. 2320-2325.
doi:10.1109/16.887014
|
[4]
|
M.-H. Chiang, C.-N. Lin and G.-S. Lin, “Threshold Voltage Sensitivity to Doping Density in Extremely Scaled MOSFETs,” Semiconductor Science and Technology, Vol. 21, No. 2, 2006, pp. 190-193.
doi:10.1088/0268-1242/21/2/017
|
[5]
|
S. Xiong and J. Bokor, “Sensitivity of Double-Gate and FinFET Devices to Process Variations,” IEEE Transactions on electron Devices, Vol. 50, No. 11, 2003, pp. 2255-2260. doi:10.1109/TED.2003.818594
|
[6]
|
K.-R. Han, B.-K. Choi, H.-I. Kwoni and J.-H. Lee, “Design of Bulk Fin-Type Field-Effect Transistor Considering Gate Work-Function,” Japanese Journal of Applied Physics, Vol. 47, No. 6, 2008, pp. 4385-4391.
doi:10.1143/JJAP.47.4385
|
[7]
|
I. De, D. Johri, A. Srivastava and C. M. Osburn, “Impact of Gate Workfunction on Device Perfor??mance at the 50 nm Technology Node,” Solid-State Electronics, Vol. 44, No. 6, 2000, pp. 1077-1080.
doi:10.1016/S0038-1101(99)00323-8
|
[8]
|
C. J. Choi, M. Y. Jang, Y. Y. Kim, M. S. Jun, T. Y. Kim, B. C. Park, S. J. Lee, H. D. Yang, R. J. Jung, M. Chang, and H. S. Hwang, “Effective Metal Work Function of High-Pressure Hydrogen Postannealed Pt-Er Alloy Metal Gate on HfO2 Film,” Japanese Journal of Applied Physics, Vol. 46, No. 1, 2007, pp. 125-127.
doi:10.1143/JJAP.46.125
|
[9]
|
R. J. P. Lander, J. C. Hooker, J. P. van Zijl, F. Roozeboom, M. P. M. Maas, Y. Tamminga and R. A. M. Wolters, “A Tuneable Metal Gate Work Function Using Solid State Diffusion of Nitrogen,” ESSDERC, Florence, 24-26 September 2002, pp. 103-106.
|
[10]
|
M. C. Lemme, J. K. Efavi, H. D. B. Gottlob, T. Mollenhauer, T. Wahlbrink and H. Kurz, “Comparison of Metal Gate Electrodes on MOCVD HfO2,” Microelectronics Reliability, Vol. 45, No. 5-6, 2005, pp. 953-956.
doi:10.1016/j.microrel.2004.11.018
|
[11]
|
R. Lin, Q. Lu, P. Ranade, T.-J. King and C. M. Hu, “An Adjustable Work Function Technology Using Mo Gate for CMOS Devices,” IEEE Electron Device Letters, Vol. 23, No. 1, 2002, pp. 49-51.
doi:10.1109/55.974809
|
[12]
|
G. Sjoblom, “Metal Gate Technology for Advanced CMOS Devices,” Ph.D. Dissertation, Uppsala University, Uppsala, 2006.
|
[13]
|
J.-P. Collinge, “FinFET and Other Multi-Gate Transistors,” Springer, Berlin, 2008.
doi:10.1007/978-0-387-71752-4
|
[14]
|
“MuGFET v 1.1, Simulation tool for Nanoscale Multigate-FET Structures (FinFET and Nanowire).”
http://www.nanohub.org
|
[15]
|
“First Time User Guide (FTUG) to MuGFET v 1.1.”
https://nanohub.org/tools/MuGFET/FTUG
|
[16]
|
T.-S. Park, E. J. Yoon and J.-H. Lee, “A 40 nm BodyTied FinFET (OMEGA MOSFET) Using Bulk Si Wafer,” Physica E: Low-Dimensional Systems and Nanostructures, Vol. 19, No. 1-2, 2003, pp. 6-12.
|
[17]
|
Y.-K. Choi, T.-J. King and C. M. Hu, “Nanoscale CMOS Spacer FinFET for the Terabit Era,” IEEE Electron Device Letters, Vol. 23, No. 1, 2002. pp. 25-27.
doi:10.1109/55.974801
|