Processor for Measuring Radio Network Design Quality

Juan A Gomez-Pulido, Silvio Priem Mendes, Miguel A Vega-Rodriguez, Paulo J Cordeiro, Juan M Sanchez-Perez

.

DOI: 10.4236/wet.2011.23028                

Abstract

In this paper we present the design and prototyping of an arithmetic processor based on reconfigurable technology, whose purpose is to determine in a parallel manner the quality of the solution in a radio network design optimization problem. This problem consists in the search for an optimal set of locations in which to place radio antennas in order to obtain the maximum possible coverage, for a given terrain and antenna characteristics. The original computational contribution of this work is to use programmable logic devices to avoid the high cost of computing the evolutionary algorithms required to tackle this optimization problem. This is achieved by means of reconfigurable processors working in parallel. On the basis of the results obtained from the prototype, it may be considered a parallel architecture capable of achieving a great acceleration in the calculations.

Keywords

Radio Networks, Reconfigurable Computing, Optimization, Parallelism

Conflicts of Interest

The authors declare no conflicts of interest.

References

[1]	P. Calegari, F. Guidec, P. Kuonen, D. Kobler, Parallel island-based genetic algorithm for radio network design, J. of Parallel and Distributed Computing 47 (1997), 86-90.
[2]	P. Calegari, F. Guidec, P. Kuonen, Combinatorial optimization algorithms for radio network planning, Journal of Theoretical Computer Science 263 (2001), 235-265.
[3]	E. Alba, Evolutionary algorithms for optimal placement of antennae in radio network design, in Proc. 18th IEEE International Parallel and Distributed Processing Symposium, 2004, 168-174.
[4]	S. Khuri, T. Chiu, Heuristic algorithms for the terminal assignment problem, in Proc. ACM Symposium on Applied Computing, 1997, 245-251.
[5]	E. Alba, Parallel metaheuristics: A new class of algorithms, Wiley, 2005.
[6]	E. Alba, F. Chicano, On the behaviour of parallel genetic algorithms for optimal placement of antennae in telecommunications, International Journal of Foundations of Computer Science 16 (2005), 86-90.
[7]	S. Ivanov, A. Herms, G. Lukas, Experimental validation of the ns-2 wireless model using simulation, emulation, and real network, in Proc. 4th Workshop on Mobile Ad-Hoc Networks (WMAN’07), 2007, 433-444.
[8]	J. Laiho, A. Wacker, T. Novosad and A. H?m?l?inen, Verification of WCDMA Radio Network Planning Prediction Methods with Fully Dynamic Network Simulator, in Proc. IEEE 54th Vehicular Technology, 2001,526-530.
[9]	S. Hauck, A. DeHon, Reconfigurable computing, the theory and practice of FPGA-based computation, Morgan Kaufmann, 2008.
[10]	N. Nedjah, L. M. Mourelle, Co-design for system acceleration: A quantitative approach, Springer, 2007.
[11]	C. Maxfield, The design warrior’s guide to FPGAs: Devices, tools and flows, Elsevier, 2004.
[12]	M. Gokhale, P. Graham, Reconfigurable computing: Accelerating computation with field-programmable gate arrays, Springer, 2005.
[13]	K. Ramamritham, K. Arya, System software for embedded applications, in Proc. 17th IEEE International Conference on VLSI Design, 2004, 12-14.
[14]	K. Underwood, K. Hemmert, Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance, in 12th IEEE Symp. on Field-Programmable Custom Computing Machines, 2004, 219-228.
[15]	D.A. Patterson, and J.L. Hennessy, Computer Organization and Design - The Hardware/Software Interface, Morgan Kaufmann, 2009.
[16]	T. Issariyakul, and E. Hossain, Introduction to Network Simulator NS2, Springer, 2008.