S. Thompson, et al., “A 90 nm Logic Technology Featuring 50 nm Strained Silicon Channel Transistors, 7 Layers of Cu Interconnects, Low k ILD, and 1 um2 SRAM Cell,” IEEE International Electron Devices Meeting, IEDM Technical Digest, San Francisco, December 2002, pp. 61-64.