Why Us? >>

  • - Open Access
  • - Peer-reviewed
  • - Rapid publication
  • - Lifetime hosting
  • - Free indexing service
  • - Free promotion service
  • - More citations
  • - Search engine friendly

Free SCIRP Newsletters>>

Add your e-mail address to receive free newsletters from SCIRP.


Contact Us >>

WhatsApp  +86 18163351462(WhatsApp)
Paper Publishing WeChat
Book Publishing WeChat
(or Email:book@scirp.org)

Article citations


K. Wang and M. M. Sadowska, “On-Chip Power Supply Network Optimization Using Multigrid-Based Technique,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 24, No. 3, 2005, pp. 407-417. doi:10.1109/TCAD.2004.842802

has been cited by the following article:

  • TITLE: A Power Grid Optimization Algorithm by Direct Observation of Manufacturing Cost Reduction

    AUTHORS: Takayuki Hayashi, Yoshiyuki Kawakami, Masahiro Fukui

    KEYWORDS: Power Grid Optimization; Manufacturing Cost; Timing Violation; Decoupling Capacitor

    JOURNAL NAME: Circuits and Systems, Vol.3 No.4, October 30, 2012

    ABSTRACT: With the recent advances of the VLSI technologies, stabilizing the physical behavior of VLSI chips is becoming a very complicated problem. Power grid optimization is required to minimize the risks of timing error by IR drop, defects by electro migration (EM), and manufacturing cost by the chip size. This problem includes complicated tradeoff relationships. We propose a new approach by observing the direct objectives of manufacturing cost, and timing error risk caused by IR drop and EM. The manufacturing cost is based on yield for LSI chip. The optimization is executed in early phase of the physical design, and the purpose is to find the rough budget of decoupling capacitors that may cause block size increase. Rough budgeting of the power wire width is also determined simultaneously. The experimental result shows that our approach enables selection of a cost sensitive result or a performance sensitive result in early physical design phase.