Pileggi, L., Schmit, H., Strojwas, A.J., Gopalakrishnan, P., Kheterpal, V., Koorapaty, A., Patel, C., Rovner, V. and Tong, K.Y. (2003) Exploring Regular Fabrics to Optimize the Performance Cost Trade-off. Proceedings of the 40th Annual Design Automation Conference, Anaheim, 2-6 June 2003, 782-787.
https://doi.org/10.1145/775832.776031

has been cited by the following article:

• TITLE: Optimizing Factory Performance for Unit Cost in Semiconductor Manufacturing

  AUTHORS: Adar A. Kalir

  KEYWORDS: Semiconductor Manufacturing, Cycle Time, Die Cost, Unit Cost, Yield, Optimization, Productivity

  JOURNAL NAME: Open Journal of Optimization, Vol.12 No.2, June 30, 2023

  ABSTRACT: The integrated circuit (IC) manufacturing process is capital intensive and complex. The production process of unit product (or die, as it is commonly referred to) takes several weeks. Semiconductor factories (fabs) continuously attempt to improve their productivity, as measured in output and cycle time (or mean flow time). The conflicting objective of producing maximum units at minimal production cycle time and at the highest quality, as measured by die yield, is discussed in this paper. The inter-related effects are characterized, and a model is proposed to address this multi-objective function. We then show that, with this model, die cost can be optimized for any given operating conditions of a fab. A numerical example is provided to illustrate the practicality of the model and the proposed optimization method.