Udipi, A.N., Muralimanohar, N., Chatterjee, N., et al. (2010) Rethinking DRAM Design and Organization for Energy-Constrained Multi-Cores. Proceedings of the 37th Annual International Symposium on Computer Architecture, Saint-Malo, France, June 2010, 175-186.
https://doi.org/10.1145/1816038.1815983

has been cited by the following article:

• TITLE: Model Design of Electrically Erasable EEPROM Memory Cell

  AUTHORS: Lei Zhao

  KEYWORDS: EEPROM Memory, Circuit Design, Circuit Simulation

  JOURNAL NAME: Journal of Computer and Communications, Vol.8 No.4, April 23, 2020

  ABSTRACT: This article introduces an EEPROM memory cell model that is different from the equivalent capacitance model. This model uses high-frequency components in circuit design, including MOS transistors, zener diodes, resistors, capacitors, etc., and builds a model that can be used in most analog environments. The simulation of the transient process of write and read operations helps designers understand the working principle of EEPROM, and it can also be applied to the overall circuit design. According to the structure and working principle of the EEPROM cell device, a model of its equivalent circuit is established, and the read, write, and erase operations of the EEPROM cell are transiently simulated using this model. The simulation results verify the correctness of the model.