FPGA based GPS receiver design considerations

K J Parkinson, A G Dempster, P Mumford, C Rizos

Satellite Navigation and Positioning Group, School of Surveying and Spatial Information Systems, University of New South Wales, Sydney NSW 2052 Australia.

DOI:                 

Abstract

A project to build a GPS receiver using an FPGA for base-band processing began in 2004. The new receiver platform uses a commonly available RF front end ASIC to convert the GPS signals to a suitable IF. The digital design for baseband processing is normally a reasonably straight forward task. However, because the received GPS signals are at such low levels this presents some challenges. One of the main considerations is to avoid contamination of the incoming signals with interference that can be generated from the digital electronics when using an FPGA. In this paper we describe the hardware design process with a focus on avoiding interference while still allowing complex FPGA logic to operate alongside sensitive GPS RF signal processing.

Keywords

FPGA, GPS Receiver, CDMA

Conflicts of Interest

The authors declare no conflicts of interest.

References

[1]	Engel F, Heiser G, Mumford P, Parkinson K, Rizos C (2004) An Open GNSS Receiver Platform Architecture, The 2004 International Symposium on GNSS/GPS, 6-8 Dec. 2004, Sydney, Australia.
[2]	www.signav.com
[3]	Shaeffer S.K., Shahani A.R., Mohan S.S. et al. (1998) A 115-mW, 0.5-um CMOS GPS Reciver with Wide Dynamics-Range Active Filters, IEE Journal of Solid State Circuits, P2219, Vol 33, No. 12.
[4]	Parkinson B.W. and Spilker (eds) (1996) Global positioning system :theory and applications, Washington, DC:American Institute of Aeronautics and Astronautics
[5]	Zarlink GP2015 Data Sheet, www.zarlink.com.
[6]	www.novatel.com
[7]	Novatel Superstar II GPS receiver user manual, (09/06/2005) OM-20000077, Rev 6.
[8]	Zarlink Semiconductor (1999) GP2000 GPS Receiver Hardware Design Guide, AN4855, Issue 1.4, Feb. 1999.
[9]	GEC Plessy Semiconductors (1997) GPS Architect 12 Channel GPS development system, DS4605, V2.5
[10]	Agilent MGA-87653 Data sheet, 30/2/2000.
[11]	Altera Corporation (2004) Altera Cyclone handbook, Altera Corporation, 101 Innovation Drive, San Jose, CA 95134, USA, www.altera.com.
[12]	Granberg T. (2004) Handbook of Digital Techniques for High-Speed Design, Prentice Hall, Upper Saddle River, NJ, USA.
[13]	ANSI/TIA/EAI-644-A-2001 (2001) Electrical Characteristics of Low Voltage Differential Signalling (LVDS) Interface Circuits, American National Standards Insitute / Telecommunications Industry Association / Electronic Industries Alliance.
[14]	www.murata.com