Thermal Simulation for Two-Phase Liquid Cooling 3D-ICs

DOI: 10.4236/jcc.2016.415003   PDF   HTML   XML   912 Downloads   1,507 Views   Citations


This work presents an algorithm for simulating more accurate temperature distribution in two-phase liquid cooling for three-dimensional integrated circuits than the state of-the-art methods by utilizing local multi-linear interpolation techniques on heat transfer coefficients between the microchannel and silicon substrate, and considering the interdependence between the thermal conductivity of silicon and temperature values. The experimental results show that the maximum and average errors are only 9.7% and 6.7% compared with the measurements, respectively.

Share and Cite:

Chiou, H. and Lee, Y. (2016) Thermal Simulation for Two-Phase Liquid Cooling 3D-ICs. Journal of Computer and Communications, 4, 33-45. doi: 10.4236/jcc.2016.415003.

1. Introduction

Due to the high power density and the ill of heat dissipation capability, the operating temperature of three-dimensional integrated circuits (3-D ICs) is higher than that of two-dimensional (2-D) ICs. Recently, to effectively remove the heat in 3-D ICs, the advanced liquid cooling system has been widely discussed [1]. Different from the conventional air cooling system, the liquid cooling system delivers water or refrigerant to microchannels heat sink. The microchannels are etched in the silicon substrate in advance. As pointed out in Ref. [2], the chip, which integrates microchannels, can consume a very high power density (790 W/cm2) without burning down. Reference [3] discretized microchannels into small grids to propose a steady state thermal model for single-phase liquid cooling 3-D ICs. Four extra nodes are added, and a channel merging technique is used to simulate the complicated thermal-wake effect of liquid cooling. In addition, 3D-ICE, a compact transient thermal model was proposed in Ref. [4]. The convection heat transfer that leads to thermal-wake effect is already considered in 3D-ICE, so no extra nodes are required. Based on 3D-ICE, other works use a similar model but develop different system solving methods such as the neural network [5], the operator splitting [6], and the explicit method [7].

Different from the above single-phase liquid cooling systems, the two-phase liquid cooling removes the heat via heat absorption during the evaporation process [8]. After absorbing the heat, the part of refrigerant changes its physical state from liquid to vapor. Therefore, qualifying the fraction of vapor becomes an important issue. Since the heat transfer coefficients (HTCs) at the wall surface between solids and liquids depend on the physical state of refrigerant and the temperature profile of chip, an iterative method, STEAM, was proposed to iteratively solve the steady-state problem [8].

This work provides an accurate temperature profile estimate for the two-phase liquid cooling system of 3-D IC. The inputs are the design structure and material files, and the power distribution in device layers. Different from incorporating the fitting curves for correlating HTCs at the wall surface in STEAM [8], here, we present a multi-linear interpolation method on measurement database of HTCs obtained from [9]. Moreover, the proposed flow considers the change of the thermal conductivities of silicon varying from temperature values since there are appreciable temperature gradients between device layers and microchannel layers. Finally, the output is the temperature profile of design. The main contributions of this work are

Ÿ By using a local multi-linear interpolation technique with the measurement database to approximate HTCs during the thermal simulation procedure for the two-phase liquid cooling system, the accuracy can be reasonably improved.

Ÿ Considering the interdependence between the operating temperature and thermal conductivity of silicon does improve the simulation accuracy for two-phase liquid cooling systems.

The remainder of this paper is organized as follows. Section 2 reviews the thermal model for at wophase liquid-cooled 3-D IC. With the thermal model, the proposed thermal simulation algorithm is detailed in Section 3. The experimental results are presented in Section 4, and finally, conclusions are drawn in Section 5.

2. Preliminary

The structure of a liquid-cooled 3-D IC is shown in Figure 1. Interconnect layers contain

Figure 1. Thermal model of a liquid-cooled 3-D IC with three tiers.

interconnects and dielectric. Each device layer is a thin layer on the top surface of stacked silicon substrate or silicon bulk. Functional blocks of each tier are modeled as power generating sources attached to the thin layer that is close to the top surface of the stacked silicon substrateor the silicon bulk. Microchannels are etched on the silicon substrate as heat sink, and a cover plate layer is placed on the back-side of silicon substrate. The material of cover plate is either Si or Pyrex glass. Through silicon vias are placed in the silicon substrate and cover plate layer. All the boundary surfaces of a 3-D IC are assumed to be adiabatic as boundary conditions.

According to the heat transfer equation, the temperature profile T(r) in solids can be governed by


and in fluids (liquid and vapor) can be governed by


Here, , is the thermal conductivity at, is the volumetric specific heat, is the power density profile of chip, and is the velocity of outflow at the surface of the control volume.

2.1. Thermal Model of Solid Grids

Using the finite difference method and the duality between thermal and electrical quantities, (1) can be transformed to a SPICE compatible equivalent thermal circuit containing thermal resistances and power sources. For a specific control volume (thermal grid) as shown in Figure 2, each thermal conductance can be calculated as


Here, is the thermal conductance between grid and its neighboring grid., , and are the length, width, and height of grid, respectively.

The temperature Ti, j,k at the central node of each solid grid Vi, j,k need to satisfy the following modified nodal analysis (MNA) system.


Here, is an augmented temperature-dependent thermal conductance matrix (contains thermal conductance in solids and HTCs between solids and fluids), is a temperature profile vector of thermal grids, and is the power profile vector in solids.

2.2. Thermal Model of Two-Phase Grids [8]

Given a thermal grid in liquids as shown in Figure 3, by using the law of energy and mass conservation, the energy balance equation can be written as follows from STEAM [8]

Figure 2. Equivalent circuit of a solid thermal grid.

Figure 3. Two-phase thermal grid [8].


Here, is the central temperature at refrigerant thermal grid, is the latent heat of vaporization, is the mass flowrate, is the temperature on the wall of thermal grid, is refrigerant vapor quality at the interface, and is the heat transfer coefficient at the wall surface.

In (4), the second term on left-hand side represents the heat entering from the microchannel sidewalls into each two-phase thermal grid, and other terms represent heat removal denoted by the latent heat difference of vaporization between the two interfaces and. is correlated with the mass flux, vapor quality, heat flux density from solid into two-phase liquid, diameter of microchannels, Prandtl number, and the confinement number in different situation. Several nonlinear fitting curves were applied to fit the measurement data for constructing the HTC correlation functions in [9] [10] [11]. Since relies on multiple parameters, it is hard to find a suitable fitting form globally, and hence, the existing fitting forms could lead to larger errors in some local regions. Moreover, heat flux and vapor quality are still unknown so as to solving heat transfer equation iteratively. As a result, we propose to use a local multi-linear interpolation technique with the measurement database to approximate in each iteration and grids.

3. Proposed Method

Based on a similar approach as STEAM [8], which the refrigerant temperature values are assumed to be known (they are iteratively calculated during the solving procedure.), (3) and (4) can be combined to build the heat transfer equation for a two-phase liquid- cooled IC as


Here, is a temperature-dependent thermal conductance matrix, is the temperature and vapor quality vector of grids, and is the source and boundary condition vector.

The flow chart of our proposed algorithm for solving the vector in (5) is shown in Figure 4.

1) In the beginning, the thermal conductivities and power densities are stamped into the matrix. Since HTCs in two-phase liquid grids are unknown, based on the inlet condition of refrigerant, these unknown parameters are initially guessed.

2) After the MNA system is established, Super LU solver [12] is utilized to solve (5). At this iteration, the temperature profile and vapor quality are renewed.

3) With the temperature values adjacent to the two-phase liquid grids and HTCs, each heat flux density can be computed. After that, HTCs can be updated by using the multi-linear interpolation technique with six parameters (variables) described in Section 3.1.

Figure 4. Flow chart of the proposed algorithm.

4) With the temperature values at solid grids of silicon, the temperature dependent thermal conductance a teach solid grid of silicon is updated as described in Section 3.2.

5) By using the homogeneous equation for pressure drop [13], the pressure of each two-phase liquid grid can be computed. By using REFPROP [14], the refrigerant temperature of each liquid grid can be obtained.

6) The results obtained by 3)?5) are sent back to 2), and the whole procedure is repeated until is convergent.

3.1. Multi-Linear Interpolation Method for Calculating Heat Transfer Coefficients

1) Pre-build a regular table of HTCs by the interpolation method on irregular measurement data points: Directly using the measurement data points of HTCs (3899 data points) [9] to perform the interpolation for updating each HTC during the simulation flow is hard and inefficient, since the distribution of measured points is irregular and the HTC is correlated with six parameters. Therefore, we first utilize those measurement data to pre-build a regular table of HTCs.

To simply illustrate the pre-building procedure, we assume that the measurement data are correlated with two parameters, and each is measured at. In the beginning, as shown in Figure 5, these two parameters are normalized for balancing the relation between them. Next, the desired points of the regular table are decided. After that, the normalized measured-point region is uniformly partitioned into many sub-regions. Each desired point belongs to a sub-region, and its artificial measurement is interpolated by those points inside that sub-region. The inverse distance weighting method [15] that is suitable for the irregular measured points is chosen to build the table. For example, as shown in Figure 5, is the desired point, and its value can be interpolated as follows.


where, and

The interpolation form (6) indicates that the more the measured point is close to the desired point, the more its influence is. For building the regular HTC table, the formula is presented as follows.


Here, is the given measurement of HTCat, , , is the Euclidean distance between and, and.

2) Calculate HTCs by the multi-linear interpolation method on regular points at built HTC table: Utilizing the built regular HTC table, HTCs can be efficiently calculated by the multi-linear interpolation technique during the simulation procedure. There are many ways for solving interpolation method on regular grids, such as bilinear interpolation, bicubic interpolation, spline interpolation, etc. Here, the multi-linear interpolation on six variables is adopted.

Again, for simplicity, the same example shown in Figure 5 is used to illustrate the interpolation procedure. The value at point shown in Figure 5 can be interpolated as


Here, , , and, , and form a regular grid.

Therefore, in each iteration, the HTC at an arbitrary point e can be calculated by using the above multi-linear interpolation method with six parameters as


where each is pre-established by (7), and each is equal to

Figure 5. Illustration of the interpolation method.


3.2. Temperature Dependent Thermal Conductivity of Silicon

For air-cooling or single-phase liquid cooling 3-D ICs, the gradient of temperature along z-axis (normal to the device surface) could be low. However, the refrigerant temperature is almost unchanged (in the situation, the liquid is not dried out), so the gradient of temperature along z-axis might be high in some cases. As a result, the temperature-dependent thermal conductivity should be considered. In this work, the formula of thermal conductivity versus temperature presented in [16] is used to update the thermal conductivity for the solid thermal grid.


Here, is the thermal conductivity at temperature, is the thermal conductivity at temperature, and for silicon.

3.3. Transient Thermal Simulation

By applying the backward Euler method into (1) and (2), we have


where is the constant time step, and are heat capacitance matrix at time step and, and are the temperature distribution at time step and, respectively. is the power vector for representing equivalent power values of the control volumes at time step. Since the decomposition of capacitance in two-phase grids may be changed during each iteration, re-performing LU decomposition of system matrix is needed, and the flow chart is shown in Figure 6.

4. Experimental Results

The proposed method is implemented in C++ language and tested on Intel Processor i7-3770 3.40 GHz CPU with 20GB RAM. Three pseudo chips with their measured data obtained by [17] are used to verify the proposed method. Meanwhile, ANSYS CFD [18], which is used to verify the simulation results, is used to verify the proposed method as well.

The structure of pseudo chips is shown in Figure 7. The thermal conductivity (W/m・K) of silicon, cover plate, and TIM are 148, 1.4, and 22 at 300 K, respectively. The

Figure 6. Flow chart of the proposed algorithm for transient simulation.

Figure 7. The geometry structure of pseudo chips.

chosen refrigerant is R236-fa. Their power maps are shown in Figures 8(a)-(c). Figure 8(a) presents the uniform power map case, its power density is 96.4 W/cm2, the inlet temperature is 304.1 K, and the mass flux is 933 kg/m2s. For the point hotspot power

(a) (b) (c)(d) (e) (f)

Figure 8. (a)-(c) Power map; (d)-(f) Temperature comparison of col#4 between the proposed method and measured data. (a) Uniform power map; (b) Point hotspot power map; (c) Row hotspot power map; (d) Temperatures of uniform power map; (e) Temperatures of point hotspot power map; (f) Temperatures of row hotspot power map.

map case shown in Figure 8(b), its power density is 40 W/cm2 except that the grid 34 is 202 W/cm2. Its inlet temperature is 304.1 K, and mass flux is 713 kg/m2s. The power density of row hotspot power map as shown in Figure 8(c) is 41 W/cm2 from row#1 to row#4, and 116W/cm2 in row#5 (grids 51 - 57). Its inlet temperature is 303.5 K, and mass flux is 895 kg/m2s.

The temperature comparison of col#4 between the proposed method and the measured data is shown in Figures 8(d)-(f) The blue dotted lines are the simulation results with only applying the proposed multi-linear interpolation to calculate HTCs, and the red solid lines are obtained by simultaneously utilizing the HTC interpolation technique and considering the temperature-dependent effect of silicon thermal conductivity. The results show good tendency on predicting the temperature distribution of device layers by using the multi-linear interpolation techniques on calculating HTCs during the simulation procedure. Moreover, Figure 8(d) and Figure 8(e) demonstrate that the accuracy of predicted temperature distribution can be further improved by considering the influence of temperature dependence on thermal conductivity of silicon. Figure 8(f) shows that the effect of temperature induced thermal conductivity variation might be negligible in lower temperature values.

4.1. Steady State Simulation

To further demonstrate the proposed techniques, we also implement the STEAM model with three HTC correlation functions [9] [10] [11] used in STEAM to simulate these pseudo chips. Their errors compared with ours are shown in Table 1. “HTC interpol.” represents to use the multi-linear interpolation technique for HTCs, and “HTC interpol. & TDTCS” is to simultaneously use the interpolation technique for HTCs and consider the temperature-dependent effect on thermal conductivity. Both maximum errors and average errors for all three test chips by using the proposed techniques outperform the results by using the HTC correlation functions. Our average error can be less than 7.6%, and even the maximum error is lower than 10.3% for all three test chips.

Finally, to demonstrate the robustness of the proposed method for 3-D ICs, a realistic 4-tier 3-D multiprocessor system-on-chip (3-D MPSoC) [19] is simulated. Its geometry structure is the same as Figure 1 and the total power consumption for each tier is 18.67 W. The inlet temperature is 304.1K, and mass flux is 700 kg/m2s. The error is compared with a commercial tool, ANSYS CFD. As shown in Table 1, our maximum error and average error are only 7.7% and 4.8%, respectively. Although the runtime by using the HTC correlation functions is shorter than ours, their minimum average error is twice worse than ours. Hence, the amount of accuracy improvement is more than the previous three pseudo chips. This is a very promising result, since this 3-D MPSoC is a realistic design, and it means that the proposed techniques are robust for real designs.

4.2. Transient Simulation

The case is constant workload and simulation time is 0.2 second with power density 96.4 W/cm2. Comparing with the ANSYS results, the maximum and average error of “HTC interpol.” are about 12.6% and 7.8%, and the maximum and average error of “HTC interpol. & TDTCS” are about 10.7% and 7.3%. It shows that considering the temperature-dependent effect on thermal conductivity is also important through these results and the similar trend with ANSYS result as well.

5. Conclusion

An effective and accurate thermal simulation method for two-phase liquid cooling 2-D/3-D ICs has been developed and implemented. The experimental results have demonstrated its accuracy improvement and effectiveness for the real designs.

Table 1. Error of Temperatures Compared with Thermal Sensors and ANSYS CFD.

†3-D MPSoC is compared with ANSYS CFD.


The authors would like to thank Professor Suresh V. Garimella and Professor Stefan S. Bertsch for providing the measurement data. This work was supported in part by Ministry of Science and Technology of Taiwan under Grants MOST 105-2221-E-009-168, MediaTek Inc., and Industrial Technology Research Institute.

Conflicts of Interest

The authors declare no conflicts of interest.


[1] Brunschwiler, T., Michel, B., Rothuizen, H., Kloter, U., Wunderle, B., Oppermann, H. and Reichl, H. (2009) Interlayer Cooling Potential in Vertically Integrated Packages. Microsystem Technologies, 15, 57-74.
[2] Tuckerman, D.B. and Pease, R.F.W. (1981) High-Performance Heat Sinking for VLSI. Electron Device Letters, 2, 129-169.
[3] Mizunuma, H., Lu, Y.-C. and Yang, C.-L. (2011) Thermal Modeling and Analysis for 3-D ICs with Integrated Microchannel Cooling. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 30, 1293-1306.
[4] Sridhar, A., Vincenzi, A., Ruggiero, M., Brunschwiler, T. and Atienza, D. (2010) 3D-ICE: Fast Compact Transient Thermal Modeling for 3D ICs with Inter-Tier Liquid Cooling. Proc. Int. Conf. on Comput.- Aided Des., 463-470.
[5] Sridhar, A., Vincenzi, A., Ruggiero, M. and Atienza, A. (2012) Neural Network-Based Thermal Simulation of Integrated Circuits on GPUs. IEEE Trans. Comput.- Aided Des. Integr. Circuits Syst., 31, 23-36.
[6] Fourmigue, A., Beltrame, G., Nicolescu, G. and Aboulhamid, E.M. (2011) A Li-near-Time Approach for the Transient Thermal Simulation of Liquid-Cooled 3-D ICs. Proc. Int. Conf. on Hardware/Software Codesign and System Synthesis, 197-205.
[7] Fourmigue, A., Beltrame, G. and Nicolescu, G. (2013) Explicit Transient Thermal Simulation of Liquid-Cooled 3-D ICs. Proc. on Des. Autom. Test Eur. Conf., 1385-1390.
[8] Sridhar, A., Madhour, Y., Atienza, D., Brunschwiler, T. and Thome, J. (2013) STEAM: A Fast Compact Thermal Model for Two-Phase Cooling of Integrated Circuits. Proc. Int. Conf. on Comput.- Aided Des., 256-263.
[9] Bertsch, S.S., Groll, E.A. and Garimella, S.V. (2009) A Composite Heat Transfer Correlation for Saturated Flow Boiling in Small Channels. Int. J. Heat and Mass Transfer, 52, 2110- 2118.
[10] Tran, T.N., Wambsganss, M.W. and France, D.M. (1996) Small Circular- and Rectangular- Channel Boiling with Two Refrigerants. Int. J. Multiphase Flow, 22, 485-498.
[11] Kandlikar, S.G. and Balasubramanian, P. (2004) Correlation to Transition, Laminar, and Deep Laminar Flows in Minichannels and Microchannels. Heat Transfer Engineering, 25, 86-93.
[12] Demmel, J.W., Eisenstat, S.C., Gilbert, J.R., Li, X.S. and Liu, J.W. (1999) A Supernodal Approach to Sparse Partial Pivoting. SIAM J. Matrix Anal. Appl., 20, 720-755.
[13] Thome, J. Wolverine Heat Transfer Engineering Data Book III.
[14] Karypis, G. and Kumar, V. (2013) NIST Standard Reference Database.
[15] Richard, F. and Nielson, G. (1980) Smooth Interpolation of Large Sets of Scattered Data. Int. J. Numerical Methods in Engineering, 15, 1691-1704.
[16] Leturcq, P., Dorkel, J.M., Napieralski, A. and Lachiver, E.R.I.C. (1987) A New Approach to Thermal Analysis of Power Devices. IEEE Trans. Electron Devices, 34, 1147-1156.
[17] Costa-Patry, E., Nebuloni, S., Olivier, J. and Thome, J.R. (2012) On-Chip Two-Phase Cooling with Refrigerant 85-Wide Multi-Microchannel Evaporator under Hot-Spot Conditions. IEEE Trans. Compon., Packag., Manuf. Technol., 2, 311-320.
[18] Cupelli, C., Lindemann, T., Moosmann, C., Niekrawietz, R., Glatzel, T., Litterst, C. and Koltay, P. (2008) Com-putational Fluid Dynamics (CFD) Software Tools for Microfluidic Applicationsa Case Study. IEEE Computers & Fluids, 37, 218-235.
[19] Sabry, M.M., Coskun, A.K., Atienza, D., Rosing, T.S. and Brunschwiler, T. (2011) Energy- Efficient Multiobjective Thermal Control for Liquid-Cooled 3-D Stacked Architectures. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 30, 1883-1896.

comments powered by Disqus

Copyright © 2020 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.