Share This Article:

Measurement Process of MOSFET Device Parameters with VEE Pro Software for DP4T RF Switch

Abstract Full-Text HTML Download Download as PDF (Size:1295KB) PP. 590-600
DOI: 10.4236/ijcns.2011.49071    5,389 Downloads   9,441 Views  

ABSTRACT

To design a Double-Pole Four-Throw (DP4T) RF switch, measurement of device parameters is required. In this DP4T RF switch CMOS is a unit cell, so with a thin oxide layer of thickness 628 Å which is measured optically. Some of the material parameters were found by the curve drawn between Capacitance versus Voltage (C-V) and Capacitance versus Frequency (C-F) with the application of Visual Engineering Environment Programming (VEE Pro). To perform the measurement processing at a distance, from the hazardous room, we use VEE Pro software. In this research, to acquire a fine result for RF MOSFET, we vary the voltage with minor increments and perform the measurements by vary the applying voltage from +5 V to –5 V and then back to +5 V again and then save this result in a data sheet with respect to temperature, voltage and frequency using this program. We have investigated the characteristics of RF MOSFET, which will be used for the wireless telecommunication systems.

Conflicts of Interest

The authors declare no conflicts of interest.

Cite this paper

V. Srivastava, K. Yadav and G. Singh, "Measurement Process of MOSFET Device Parameters with VEE Pro Software for DP4T RF Switch," International Journal of Communications, Network and System Sciences, Vol. 4 No. 9, 2011, pp. 590-600. doi: 10.4236/ijcns.2011.49071.

References

[1] V. M. Srivastava, K. S. Yadav and G. Singh, “Application of VEE Pro Software for Measurement of MOS Device Parameters Using C-V Curve,” International Journal of Computer Applications, Vol. 1, No. 7, March 2010, pp. 43-46.
[2] J. R. Brews, “Error Analysis of High-Frequency MOS Capacitance Calculation,” Solid State Electronics, Vol. 17, No. 5, May 1974, pp. 447-456.
[3] Agilent Company, “Agilent VEE Pro User’s Guide,” Loveland, 2008.
[4] T. J. Mego, “Online C-V Doping Profile Measurement of Low Dose Ion Implant,” IEEE Transactions on Electron Devices, Vol. 27, No. 12, 1980, pp. 2268-1173.
[5] J. Zar?bski and K. Górecki, “A Method of the Thermal Resistance Measurements of Semiconductor Devices with p-n Junction,” Journal of Measurement, Vol. 41, No. 3, April 2008, pp. 259-265.
[6] A. K. Sawhney and Puneet Sawhney, “A Course in Electrical and Electronic Measurements and Instrumentation,” Tata McGraw Hill Publications, New Delhi, 2004.
[7] K. Jeyadheepan, P. Palanichamy, P. Kalyanasundaram, M. Jayaprakasam, C. Sanjeeviraja and K. Ramachandran, “Automation of Photoacoustic Spectrometer Using VEE Pro Software,” Journal of Measurement, Vol. 43, No. 10, 2010, pp. 1336-1344.
[8] V. M. Srivastava, K. S. Yadav and G. Singh, “Analysis of Double Gate CMOS for Double-Pole Four-Throw RF Switch Design at 45-nm Technology,” Journal of Computational Electronics, Vol. 10, No. 1-2, June 2011, pp. 229-240.
[9] P. Mekanand and D. Eungdamorang, “DP4T CMOS Switch in a Transceiver of MIMO System,” Proceedings of 11th IEEE International Conference of Advanced Communication Technology, Gangwon-Do, 15-18 February 2009, pp. 472-474.
[10] V. M. Srivastava, K. S. Yadav and G. Singh, “Design and Performance Analysis of Cylindrical Surrounding Double-Gate MOSFET for RF Switch,” Microelectronics Journal, Vol. 42, No. 10, October 2011, pp. 1124-1135.
[11] P. H. Woerlee, M. J. Knitel and A. J. Scholten, “RF CMOS Performance Trends,” IEEE Transactions on Electron Devices, Vol. 48, No. 8, 2001, pp. 1776-1782.
[12] V. M. Srivastava, K. S. Yadav and G. Singh, “Design and Performance Analysis of Double-Gate MOSFET over Single-Gate MOSFET for RF Switch,” Microelectronics Journal, Vol. 42, No. 3, March 2011, pp. 527-534.
[13] M. Popa and R. Ionel, “Virtual Instrumentation Application for System Identification,” Proceedings of IEEE Instrumentation and Measurement Technology Conference, Sorrento, 24-27 April 2006, pp. 842-846.
[14] J. Brews, “An Improved High-Frequency MOS Capacitance Formula,” Journal of Applied Physics, Vol. 45, No. 3, June 1974, pp. 1276-1279.
[15] G. Panigrahi “Numerical Calculation of Low Frequency Capacitance/Voltage Curves of MOS Capacitor with Nonconstant Doping Profiles,” Electronics Letters, Vol. 9, No. 2, Jan 1973, pp. 43-45.
[16] T. J. Mego, “Guidelines for Interpreting CV Data,” Solid State Technology, May 1990, pp. 159-163.
[17] S. M. Sze, “Physics of Semiconductor Devices,” 2nd Edition, Wiley, New York, 1985.
[18] E. H. Nicollian and J. R. Brews, “MOS Physics and Technology,” Wiley, New York, 1982.
[19] Y. Cheng and M. Matloubian, “Frequency Dependent Resistive and Capacitive Components in RF MOSFETs,” IEEE Electron Device Letters, Vol. 22, No. 7, July 2001, pp. 333-335.
[20] N. Weste and D. Harris, “CMOS VLSI Design: A Circuits and Systems Perspective,” 3rd Edition, Pearson Addison Wesley, Boston, 2005.
[21] M. Fragopoulou, S. Siskos, M. Manolopoulou, M. Zamani and G. Sarrabayrouse, “Thermal Neutron Dosimetry Using MOSFET Dosemeters,” Journal of Radiation Measurement, Vol. 44, No. 9-10, 2009, pp. 1006- 1008.
[22] S. K. Ghandhi, “VLSI Fabrication Principles: Silicon and Gallium Arsenide,” 2nd Edition, Wiley, New Delhi, 2004.
[23] V. M. Srivastava, K. S. Yadav and G. Singh, “Measurement of Oxide Thickness for MOS Devices, Using Simulation of SUPREM Simulator,”International Journal of Computer Applications, Vol. 1, No. 6, March 2010, pp. 66-70.
[24] A. Srivastava, P. Sarkar and C. K. Sarkar, “Study of Gate Dielectric Permittivity Variation with Different Equivalent Oxide Thickness on Channel Engineered Deep Sub-micrometer N-MOSFET Device for Mixed Signal Applications,” Microelectronics Reliability, Vol. 49, No. 4, April 2009, pp. 365-370.
[25] J. He, X. Zhang and Y. Y. Wang, “Modeling of MOSFET Surface Capacitance Behavior under Non-equilibrium,” IEEE Solid State Electronics, Vol. 50, No. 2, 2006, pp. 259-262.
[26] T. H. Lee, “The Design of CMOS Radio Frequency Integrated Circuits,” 2nd Edition, Cambridge University Press, Cambridge, 2004.
[27] R. Biberger, G. Benstetter, H. Goebel and A. Hofer, “Intermittent-Contact Capacitance Spectroscopy—A New Method for Determining C-V Curves with Sub-micron Lateral Resolution,” Journal of Microelectronics Reliability, Vol. 50, No. 9-11, 2010, pp. 1511-1513.
[28] S. Kang and Y. Leblebichi, “CMOS Digital Integrated Circuits Analysis and Design,” 3rd Edition, McGraw-Hill, New York, 2002.
[29] V. M. Srivastava, K. S. Yadav and G. Singh, “Designing Parameters for RF CMOS Cells,”Circuits and Systems, Vol. 1, No. 2, Oct. 2010, pp. 49-53.
[30] G. K. Yeap and F. N. Najm, “Low Power VLSI Design and Technology,” Pearson Addison Wesley, 1st Edition, Boston, 2008.
[31] J. P. Xu, X. Xiao and P.T. Lai, “A Carrier-Mobility Model for High-K Gate-Dielectric Ge Mosfets with Metal Gate Electrode,” Microelectronics Reliability, Vol. 50, No. 8, 2010, pp. 1081-1086.
[32] S. H. Lee, C. S. Kim and H. K. Yu, “A Small Signal RF Model and Its Parameter Extraction for Substrate Effects in RF MOSFETs,” IEEE Transactions on Electron Devices, Vol. 48, No. 7, July 2001, pp. 1374-1379.
[33] T. Sokollik, “Plasma Physics,” Investigations of Field Dynamics in Laser Plasmas with Proton Imaging, Vol. 1, 2011, pp. 17-24.
[34] G. Katti, M. Stucchi, K. Meyer and W. Dehaene, “Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs,” IEEE Transactions on Electron Devices, Vol. 57, No. 1, 2010, pp. 256-262.
[35] G. Gildenblat, Z. Zhu and C. C. McAndrew, “Surface Potential Equation for Bulk MOSFET,” IEEE Solid State Electronics, Vol. 53, No. 1, 2009, pp. 11-13.
[36] V. Sverdlov, “Scaling, Power Consumption, and Mobility Enhancement Techniques,” In: S. Selberherr, Ed., Strain Induced Effects in Advanced MOSFET, Computational Microelectronics, 2011, pp. 5-22.
[37] Y. S. Lin, S. S. Lu, T. S. Lee and H. B. Liang, “Characterization and Modeling of Small Signal Substrate Resistance Effect in RF CMOS,” Proceedings of IEEE MTT-S Digest, Seattle, 2-7 June 2002, pp. 161-164.
[38] V. M. Srivastava, K. S. Yadav and G. Singh, “Perform- ance of Double-Pole Four-Throw Double-Gate RF CMOS Switch in 45 nm Technology,” International Journal of Wireless Engineering and Technology, Vol. 1, No. 2, 2010, pp. 47-54.
[39] R. Tamer and K. Roy, “Analysis of Options in Double-Gate MOS Technology: A Circuit Perspective,” IEEE Transaction on Electron Devices, Vol. 54, No. 12, 2007, pp. 3361-3368.
[40] T. Cheung, P. K. N. Yu and M. J. Butson, “Low-Dose Measurement with a MOSFET in High-Energy Radio- therapy Applications,” Journal of Radiation Measure- ment, Vol. 39, No. 1, 2005, pp. 91-94.
[41] E. Allier, G. Sicard, L. Fesquet and M. Renaudin, “Asynchronous Level Crossing Analog to Digital Con- verters,” Journal of Measurement, Vol. 37, No. 4, June 2005, pp. 296-309.

  
comments powered by Disqus

Copyright © 2019 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.