Circuits and Systems

Volume 7, Issue 6 (May 2016)

ISSN Print: 2153-1285   ISSN Online: 2153-1293

Google-based Impact Factor: 0.6  Citations  

Content Addressable Memory Using Automatic Charge Balancing with Self-Control Mechanism and Master-Slave Match Line Design

HTML  XML Download Download as PDF (Size: 2469KB)  PP. 597-611  
DOI: 10.4236/cs.2016.76051    2,302 Downloads   3,986 Views  

ABSTRACT

Content Addressable Memory (CAM) is a type of memory used for high-speed search applications. Due to parallel comparison feature, the CAM memory leads to large power consumption which is caused by frequent pre-charge or discharge of match line. In this paper, CAM for automatic charge balancing with self-control mechanism is proposed to control the voltage swing of ML for reducing the power consumption of CAM. Another technique to reduce the power dissipation is to use MSML, it combines the master-slave architecture with charge minimization technique. Unlike the conventional design, only one match line (ML) is used, whereas in Master-Slave Match Line (MSML) one master ML and several slave MLs are used to reduce the power dissipation in CAM caused by match lines (MLs). Theoretically, the match line (ML) reduces the power consumption up to 50% which is independent of search and match case. The simulation results using Cadence tool of MSML show the reduced power consumption in CAM and modified CAM cell.

Share and Cite:

Jose, D. , Suganya, P. and Kumar, D. (2016) Content Addressable Memory Using Automatic Charge Balancing with Self-Control Mechanism and Master-Slave Match Line Design. Circuits and Systems, 7, 597-611. doi: 10.4236/cs.2016.76051.

Cited by

No relevant information.

Copyright © 2025 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.