Author(s)

Ashraf H. Yahia¹, Amr Radi¹, Salwa M. Youssef²

¹Physics Department, Faculty of Science, Ain Shams University, Cairo, Egypt.
²Higher Technological Institute, 10th of Ramadan City, Egypt.

This paper presents a design of a data processing circuit for receiving digital signals from front end-electronic board chips of a specific nuclear detector, encoding and triggering them via specific optical links operating at a specific frequency. Such processed signals are then fed to a data acquisition system (DAQ) for analysis. Very high-speed integrated circuit hardware description language (VHDL) algorithms and codes were created to implement this design using field programmable gate array (FPGA) devices. The obtained data were simulated using international standard simulators.

DAQ, FPGA, VHDL, ASICs, ISE, ISim

Yahia, A. , Radi, A. and Youssef, S. (2015) Implementation of High Performance Electronic Circuits for Zero Suppression and Encoding of Digital Signals. Journal of Signal and Information Processing, 6, 238-243. doi: 10.4236/jsip.2015.63022.