Circuits and Systems

Volume 2, Issue 2 (April 2011)

ISSN Print: 2153-1285   ISSN Online: 2153-1293

Google-based Impact Factor: 0.6  Citations  

A 12-Bit 1-Gsample/s Nyquist Current-Steering DAC in 0.35 µm CMOS for Wireless Transmitter

HTML  Download Download as PDF (Size: 2026KB)  PP. 74-84  
DOI: 10.4236/cs.2011.22012    9,510 Downloads   16,591 Views  Citations

Affiliation(s)

.

ABSTRACT

The present work deals with 12-bit Nyquist current-steering CMOS digital-to-analog converter (DAC) which is an essential part in baseband section of wireless transmitter circuits. Using oversampling ratio (OSR) for the proposed DAC leads to avoid use of an active analog reconstruction filter. The optimum segmentation (75%) has been used to get the best DNL and reduce glitch energy. This segmentation ratio guarantees the monotonicity. Higher performance is achieved using a new 3-D thermometer decoding method which reduces the area, power consumption and the number of control signals of the digital section. Using two digital channels in parallel, helps reach 1-GSample/s frequency. Simulation results show that the spurious- free-dynamic-range (SFDR) in Nyquist rate is better than 64 dB for sampling frequency up to 1-GSample/s. The analog voltage supply is 3.3 V while the digital part of the chip operates with only 2.4 V. Total power consumption in Nyquist rate measurement is 144.9 mW. The chip has been processed in a standard 0.35 µm CMOS technology. Active area of chip is 1.37 mm2.

Share and Cite:

P. Aliparast, H. Bahar, Z. Koozehkanani, J. Sobhi and G. Karimian, "A 12-Bit 1-Gsample/s Nyquist Current-Steering DAC in 0.35 µm CMOS for Wireless Transmitter," Circuits and Systems, Vol. 2 No. 2, 2011, pp. 74-84. doi: 10.4236/cs.2011.22012.

Cited by

[1] A high linear voltage-to-time converter (VTC) with 1.2 V input range for time-domain analog-to-digital converters
2019
[2] A comparison of different R2R D/A converters
International Journal of Sustainable Development in …, 2019
[3] 確率的フラッシュ AD 変換器の設計手法に関する研究
2018
[4] Design of Binary Weighted Current Steering DAC using OEM Technique
International journal of engineering research and technology, 2018
[5] A reusable Triple Core 12-bit Current Steering Digital-to-Analog Converter for high performance Transceivers in lndustry 4.0 Applications
2018
[6] Simulation & performance analysis of various R2R D/A converter using various topologies
2018
[7] A Tunable Swing-Reduced Driver in 0.13-m MTCMOS Technology
Journal of Circuits, Systems, and Computers, 2017
[8] A Tunable Swing-Reduced Driver in 0.13-μ m MTCMOS Technology
Journal of Circuits, Systems, and Computers, 2017
[9] A 1.2 V 10-bit 500-MS/s current steering DAC in 90nm technology
2016
[10] Reduction of Glitch Energy in Binary Weighted Current Steering DAC: Survey
2016
[11] 应用于GFSK 开环调制的幅度可编程DAC 设计
半导体技术, 2013
[12] 应用于 GFSK 开环调制的幅度可编程 DAC 设计
2013
[13] A Review of Various Trends of Digital-To-Analog Converter with Performance Characteristics and Behavioral Parameters
International Journal of Advanced Research in Computer Science and Software Engineering, 2013
[14] Single photon avalanche diodes for optical communications
2013
[15] UND INFORMATIONSTECHNIK

Copyright © 2025 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.