Author(s)

Habib Smei^1,2, Abderrazak Jemai^1,3, Kamel Smiri^1,4

¹Laboratory LIP2, Faculty of Sciences of Tunis, University of Tunis El Manar, Tunis, Tunisie.
²General Directorate of Technological Studies, Higher Institute of Technological Studies of Rades, Ben Arous, Tunisia.
³University of Carthage, National Institute of Applied Science and Technology, Tunis, Tunisie.
⁴University of Manouba, Higher Institute of Multimedia Arts of Manouba, Manouba, Tunisie.

Multiprocessor System on Chip (MPSoC) technology presents an interesting solution to reduce the computational time of complex applications such as multimedia applications. Implementing the new High Efficiency Video Coding (HEVC/h.265) codec on the MPSoC architecture becomes an interesting research point that can reduce its algorithmic complexity and resolve the real time constraints. The implementation consists of a set of steps that compose the Co-design flow of an embedded system design process. One of the first anf key steps of a Co-design flow is the modeling phase which allows designers to make best architectural choices in order to meet user requirements and platform constraints. Multimedia applications such as HEVC decoder are complex applications that demand increasing degrees of agility and flexibility. These applications are usually modeling by dataflow techniques. Several extensions with several schedules techniques of dataflow model of computation have been proposed to support dynamic behavior changes while preserving static analyzability. In this paper, the HEVC/h.265 video decoder is modeled with SADF based FSM in order to solve problems of placing and scheduling this application on an embedded architecture. In the modeling step, a high-level performance analysis is performed to find an optimal balance between the decoding efficiency and the implementation cost, thereby reducing the complexity of the system. The case study in this case works with the HEVC/h.265 decoder that runs on the Xilinx Zedboard platform, which offers a real environment of experimentation.

HEVC, h.265, Performance Estimation, SDF, SADF, SADF-FSM, Embedded Systems

Smei, H. , Jemai, A. and Smiri, K. (2017) Performance Estimation of HEVC/h.265 Decoder in a Co-Design Flow with SADF-FSM Graphs. International Journal of Communications, Network and System Sciences, 10, 261-281. doi: 10.4236/ijcns.2017.1011016.