Author(s)

Yaser Jararweh, Lo’ai Tawalbeh, Hala Tawalbeh, Abidalrahman Moh’d

Computer Science Department, Jordan University of Science and Technology(CHiS), Irbid, Jordan.
Director of Cryptographic Hardware and Information Security Lab (CHiS), Computer Engineering Department,Jordan University of Science and Technology, Irbid, Jordan.
Engineering Mathematics & Internetworking, Dalhousie University, Halifax, Canada.

Secure Hashing Algorithms (SHA) showed a significant importance in today’s information security applications. The National Institute of Standards and Technology (NIST), held a competition of three rounds to replace SHA1 and SHA2 with the new SHA-3, to ensure long term robustness of hash functions. In this paper, we present a comprehensive hardware evaluation for the final round SHA-3 candidates. The main goal of providing the hardware evaluation is to: find the best algorithm among them that will satisfy the new hashing algorithm standards defined by the NIST. This is based on a comparison made between each of the finalists in terms of security level, throughput, clock frequancey, area, power consumption, and the cost. We expect that the achived results of the comparisons will contribute in choosing the next hashing algorithm (SHA-3) that will support the security requirements of applications in todays ubiquitous and pervasive information infrastructure.

Information Security; Secure Hash Algorithm (SHA); Hardware Performance; FPGA

Y. Jararweh, L. Tawalbeh, H. Tawalbeh and A. Moh’d, "Hardware Performance Evaluation of SHA-3 Candidate Algorithms," Journal of Information Security, Vol. 3 No. 2, 2012, pp. 69-76. doi: 10.4236/jis.2012.32008.