Author(s)

Song Won Kil, Dong Ho Kim, Hyo Il Ri

Department of Computer Science, University of Science, Pyongyang, D. P. R. Korea.

SDRAM (Synchronous DRAM) has become the memory standard in many digital system designs, because of low price and high read/write speed. In this paper, Based on the analysis of the working principle and characteristics of SDRAM, an SDRAM controller design method is proposed based on field programmable logic gate array FPGA. In order to reduce resource consumption and increase the read and write speed of SDRAM, the performance control of SDRAM is further optimized. We designed SDRAM controller by using Verilog HDL and Altera Quartus II 14.1 software, and simulated about this design with Model Sim-Altera 10.3c software. Then we verified this design by using Cyclone V 5CSEMA5F31C6 FPGA in DE1-SoC development board. The verification results show that the SDRAM is initialized successfully, the input and output data are completely consistent, and it has stable refresh and read and write functions. The SDRAM controller design meets the requirements.

SDRAM Controller, Verilog HDL, DE1-SoC

Kil, S. , Kim, D. and Ri, H. (2020) Design and Verification of SDRAM Controller Based on FPGA. Journal of Computer and Communications, 8, 14-22. doi: 10.4236/jcc.2020.87002.