Design and Analysing the Various Parameters of CMOS Circuit’s under Bi-Triggering Method Using Cadence Tools

Journals Menu

Follow SCIRP

ISSN Print: 2153-1285
ISSN Online: 2153-1293
www.scirp.org/journal/cs
E-mail: cs@scirp.org

"Design and Analysing the Various Parameters of CMOS Circuit’s under Bi-Triggering Method Using Cadence Tools"
written by A. Sridevi, V. Lakshmiprabha, N. Prabhu,
published by Circuits and Systems, Vol.7 No.9, 2016

has been cited by the following article(s):

[1]	Designing of a CMOS NAND Gate using INDEP with Bi-Triggering (Trig01) Method
	International Journal for Scientific Research & Development, 2017

Follow SCIRP

Free SCIRP Newsletters

Add your e-mail address to receive free newsletters from SCIRP.

Top

[1]	Optimized leakage control in CMOS NAND gates: the in-triggering technique Physica Scripta, 2025 DOI:10.1088/1402-4896/ad9cfb