[1]
|
An OFET‐Based Involutive Logic Circuit with Wide‐Range Threshold Shift Compensability
Advanced Electronic Materials,
2022
DOI:10.1002/aelm.202200442
|
|
|
[2]
|
Technology Mapping for LUT-Based FPGA
Lecture Notes in Electrical Engineering,
2021
DOI:10.1007/978-3-030-60488-2_6
|
|
|
[3]
|
An efficient hybrid approach for resolving the aircraft routing and rescheduling problem
Journal of Air Transport Management,
2018
DOI:10.1016/j.jairtraman.2018.06.005
|
|
|
[4]
|
Variable ordering of BDD mapped multi-input multi-output adders using modified genetic algorithm
2017 International Conference on Multimedia, Signal Processing and Communication Technologies (IMPACT),
2017
DOI:10.1109/MSPCT.2017.8364008
|
|
|
[5]
|
Area, power and temperature optimization during binary decision diagram based circuit synthesis
2017 Devices for Integrated Circuit (DevIC),
2017
DOI:10.1109/DEVIC.2017.8074058
|
|
|
[6]
|
Ordering and reduction of BDDs for multi-input adders using evolutionary algorithm
2013 International Conference on Advanced Electronic Systems (ICAES),
2013
DOI:10.1109/ICAES.2013.6659375
|
|
|
[7]
|
Binary decision diagram optimization method based on multiplexer reduction methods
2013 International Conference on System Science and Engineering (ICSSE),
2013
DOI:10.1109/ICSSE.2013.6614698
|
|
|
[8]
|
Genetic algorithm for ordering and reduction of BDDs for MIMO circuits
Third International Conference on Innovative Computing Technology (INTECH 2013),
2013
DOI:10.1109/INTECH.2013.6653717
|
|
|
[9]
|
A novel differential XOR-based self-checking adder
International Journal of Electronics,
2012
DOI:10.1080/00207217.2012.669712
|
|
|