Design of Low Power CMOS LNA with Current-Reused and Notch Filter Topology for DS-UWB Application

Abstract

This paper presents the design of a low power LNA with second stage that uses a notch filter for DS-UWB application. The LNA employs a current reuse structure to reduce the power consumption and an active second order notch filter to produce band rejection in the 5 - 6 GHz frequency band. The input reflection coefficient S11 and output reflection S22 are both less than –10 dB. The maximum power gain S21 is 15 dB while the maximum rejection ratio is over –10 dB at 4.8 GHz. The minimum noise figure is 5 dB. The input referred third-order intercept point (IIP3) is –7 dBm at 6 GHz. The power consumption is 6.4 mW from a 1-V power supply.

Share and Cite:

M. Hsu, J. Du and W. Chiu, "Design of Low Power CMOS LNA with Current-Reused and Notch Filter Topology for DS-UWB Application," Wireless Engineering and Technology, Vol. 3 No. 3, 2012, pp. 167-174. doi: 10.4236/wet.2012.33024.

1. Introduction

Recently, the Federal Communications Commission (FCC) in the US approved the use of ultra-wideband (UWB) technology for commercial applications from 3.1 GHz to 10.6 GHz. The UWB transmission system has two major proposed applications, direct-sequence ultra-wideband (DS-UWB) and multi-band orthogonal frequency division multiplexing (MB-OFDM). The band definition of DS-CDMA is illustrated in Figure 1(a) which extends from 3.1 to 4.9 GHz and 6 to 9.7 GHz, and MB-OFDM is defined as the range from 3168 MHz to 10296 MHz which is shown in Figure 1(b). The band range of 5 - 6 GHz is not considered in the current UWB system which is caused by the 802.11a wireless local area network (WLAN). UWB performs excellently for short-range high-speed uses, such as automotive collision-detection systems, through-wall imaging systems, and high-speed indoor networking, and plays a more and more important role in communication system applications. Low power consumption is one of the most important design concerns in the applications of this technology [1].

There are several existing topologies that have been proposed for wide-band amplifiers. The most important characteristics are that distributed amplifiers (DAs) provide good impedance matching, flat gain over a very wide range of bandwidth, and higher third-order inter modulation products (IIP3). However, the distributed amplifiers usually consume a lot of power, provide only medium gain, and occupy a large chip area [2].

Resistive shunt feedback amplifiers can provide good wideband impedance matching and improve good flatness at the expense of gain. However, a very wide bandwidth range with low noise and high gain is hard to achieve. Recently, LC-ladder matching, and band-pass Chebyshev or Butterworth filter networks have been proposed for a low-power UWB low noise amplifiers (LNA) in a 0.18 μm CMOS process [3]. It provides wideband input matching and a minimum noise figure of 4 dB under 9 mW power consumption. However, the noise figure (NF) rises rapidly at high frequencies, ranging from 5 - 8 dB in the band of 7 - 10 GHz. In addition, this topology needs a large number of high-Q inductors at the input node, so it is difficult to realize them in a small area. Therefore, it must have flat gain over the entire bandwidth, good linearity, minimum possible noise figures and low power consumption.

This paper focuses on the design and implementation of a common gate low noise amplifier (CGLNA) in a 0.18 μm CMOS process technology for DS-UWB applications. In order to minimize the undesired frequency, the active notch filter is adopted to provide a deep rejection ratio at 5.5 GHz. Recently, the research into circuits with multi-function operation capability is a hot topic. Our proposed circuit is multi-function circuit which it simultaneously performs a UWB signal amplifying and

(a)(b)

Figure 1. Spectrum allocated for UWB communication. (a) DS-CDMA; (b) MB-OFDM.

notch filtering function. In the first step, we design the UWB amplifying circuit. In the second step, the notch filter is added properly. The input impedance, noise, gain and notch filter of UWB LNAs are discussed in Section 2. Section 3 presents the final schematic of the proposed LNA. Finally, the measurements and simulation results of the UWB LNA are discussed in Section 4, which is followed by conclusions in Section 5.

2. LNA Design Technique

2.1. Input Impedance Matching of Common Gate Amplifier

In the design of LNAs for broadband wireless receivers, there are several issues that need to be investigated. These include low and stable 50 Ω input matching, flat gain with sufficient linearity, NF of the amplifier, and low power consumption, which is needed in portable systems. In this section, input impedance matching, noise analysis, and gain analysis for broadband LNA development is discussed.

Figure 2 shows the circuit with input stage of a common-gate amplifier. The inductor LS is placed between the source of the MOS transistor and the ground terminal forming an LC resonator with the gate-to-source capacitance Cgs in a common-gate configuration [4]. The finite output resistance of the transistor also changes the input reflection of the LNA. In Figure 2, the load impedance of the common-gate stage and input impedance of the next stage will affect the matching and noise contribution due to the short-channel MOS transistor’s relatively low output resistance which is about 500 Ω for a 0.18 μm CMOS process [6]. The small-signal equivalent circuit for the impedance calculation is shown in Figure 3. From Figure 3, the input impedance can be derived as

Conflicts of Interest

The authors declare no conflicts of interest.

References

[1] S. Stroh, “Ultra-Wideband: Multimidea Unplugged,” IEEE Spectrum, Vol. 40, No. 9, 2003, pp. 23-27. doi:10.1109/MSPEC.2003.1228004
[2] R.-C. Liu, K.-L. Deng and H. Wang, “A 0.6-22-GHz Broadband CMOS Distributed Amplifier,” IEEE Radio 8-10 June 2003, pp. 103-106.
[3] A. Bevilacqua and A. M. Niknejad, “An Ultrawideband CMOS Low-Noise Amplifier for 3.1-10.6-GHz Wireless Receivers,” IEEE Journal of Solid-State Circuits, Vol. 39, No. 12, 2004, pp. 2259-2268. doi:10.1109/JSSC.2004.836338
[4] L. Yang, Y. Kiat Seng, A. Cabuk, M. Jianguo, D. Manh Anh and L. Zhenghao, “A Novel CMOS Low-Noise Amplifier Design for 3.1 to 10.6-GHz Ul-tra-Wide-Band Wireless Receivers,” IEEE Transactions on Circuits and Systems, Vol. 53, No. 8, 2006, pp. 1683-1692. doi:10.1109/TCSI.2006.879059
[5] C.-H. Chen, M. J. Deen, Y. Cheng and M. Matloubian, “Extraction of the Induced Gate Noise, Channel Noise, and Their Correlation in Submicron MOSFETs from RF Noise Measurements,” IEEE Transactions on Electron Devices, Vol. 48, No. 12, 2001, pp. 2884-2892. doi:10.1109/16.974722
[6] B. Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hall, Boston, 2001.
[7] T. H. Lee, “The Design of CMOS Radio-Frequency Integrated Circuit,” 2nd Edition, Cambridge Press, Cambridge, 2004.
[8] A. van der Ziel, “Noise in Solid-State Devices and Circuits,” John Willey and Sons, New York, 1986.
[9] D. K. Shaeffer and T. H. Lee, “A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier,” IEEE Journal of Solid-State, Vol. 32, No. 5, 1997, pp. 745-759. doi:10.1109/4.568846
[10] M.-T. Hsu and K.-J. Li, “An Ultrawideband CMOS Low Noise Amplifier for 3.1-10.6 GHz Wire Less Communication,” ICUWB 2007, Sin-gapore City, 24-26 September 2007, pp. 457-460.
[11] B. Razavi, “RF Microelectronics,” Prentic-Hall, Eglewood Cliffs, 1998.
[12] Y.-J. Lin, S. S. H. Hsu, J.-D. Jin and C. Y. Chan, “A 3.1 - 10.6 GHz Ultra-Wideband CMOS Low Noise Ampli-fier with Current-Reused Technique,” IEEE Microwave and Wireless Components Letters, Vol. 17, No. 3, 2007, pp. 232-234. doi:10.1109/LMWC.2006.890503
[13] Z.-Y. Huang, C.-C. Huang, Y.-T. Hung and M.-P. Chen, “A CMOS Current Reused Low-Noise Amplifier for Ultra-Wideband Wireless Receiver,” International Conference on Microwave and Milli-meter Wave Technology, Chengdu, 19-21 November 2008, pp. 1499-1502. doi:10.1109/ICMMT.2008.4540731
[14] H. L. Kao, A. Chin, K. C. Chang and S. P. McAlister, “A Low-Power Current-Reuse LNA for Ultra-Wideband Wireless Receivers from 3.1 to 10.6 GHz,” Topical Meeting on Solid-State Circuits, Silicon Monolithic Integrated Circuits in RF Systems, Long Beach, 10-12 January 2007.
[15] S. Shekhar, X. Li and D. J. Allstot, “A CMOS 3.1 - 10.6 GHz UWB LNA Employing Stagger-Compensated Series Peaking,” IEEE RFIC Symposium, San Francisco, 11-13 June 2006, pp. 49-52.
[16] C.-P. Liang, P.-Z. Rao, T.-J. Huang and S.-J. Chung, “Analysis and Design of Two Low-Power Ultra-Wide-band CMOS Low-Noise Amplifiers with Out-Band Rejection,” IEEE Transactions on Microwave Theory and Techniques, Vol. 58, No. 2, 2010, pp. 277-286. doi:10.1109/TMTT.2009.2037855
[17] A. Vallese, A. Bevilacqua, C. Sandner, M. Tiebout, A. Gerosa and A., Neviani, “Analysis and Design of an Integrated Notch Filter for the Re-jection of Interference in UWB Systems,” IEEE Journal of Solid-State Circuits, Vol. 44, No. 2, 2009, pp. 331-343. doi:10.1109/JSSC.2008.2010984
[18] T.-K. Nguyen, N.-J. Oh, C.-Y. Cha, Y.-H. Oh, G.-J. Ihm and S.-G. Lee, “Image-Rejection CMOS Low-Noise Amplifier Design Optimiza-tion Techniques,” IEEE Transactions on Microwave Theory and Techniques, Vol. 53, No. 2, 2005, pp. 538-547. doi:10.1109/TMTT.2004.840744
[19] P. Bi and D. Anh, “Dual-Mode Tunable Q-Enhanced Filter for Narrowband and UWB Systems,” Canadian Conference on Electrical and Computer Engineering, Ottawa, 7-10 May 2006, pp. 2318-2321.
[20] A. T. Kenneth, B. Leonid, W. H. James and N. Jonh, “Ultra Wideband Front-End with Tunable Notch Filter,” IEEE North-East Workshop on Circuits and Systems, Gatineau, 18-21 June 2006, pp. 177-180.
[21] R.-M. Weng, R.-C. Kuo and P.-C. Lin, “An Ultra-Wideband LNA with Notch Filter,” 17th International Conference Radioelektronika, Brno, 24-25 April 2007. doi:10.1109/RADIOELEK.2007.371431
[22] C.-C. Huang, Z.-Y. Huang, Y.-C. Wang, Y.-T. Huan and M.-P, Chen, “0.18 μm CMOS Low-Noise Amplifier with 2nd-Order Notch Filter for Ultra-Wideband Wireless Receiver,” IEEE International Workshop on Radio-Frequency Integrated Technology, Singapore City, 9-11 December 2007.
[23] J. Asmussen, S. P. Sah, X. M. Yu and D. Heo, “A Wideband Body Biased Low-Noise Amplifier,” International Conference on Green Circuits and Systems, Shanghai, 21-23 June 2010, pp.687-690.

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.