W .C. Zhang, Q. Y. Fu, and N. J. Wu, “ A Programmable Vision Chip Based on Multiple Levels of Parallel Processors,” IEEE Journal of Solid-State Circuits, Vol. 46, No. 9, 2011. doi: 10.1109/JSSC.2011.2158024

has been cited by the following article:

• TITLE: A Programmable High Speed Vision System with Superscalar PE and Its Parallel Computing Language

  AUTHORS: Jie Yang, Cong Shi, Xitian Long, Nanjian Wu

  KEYWORDS: High-Speed Vision System; SIMD; Superscalar; PE

  JOURNAL NAME: Open Journal of Applied Sciences, Vol.3 No.1B, January 22, 2013

  ABSTRACT: Pixel-parallel PE and SIMD architectures are widely used in high-speed image processing to enhance computing power. With fully exploiting the data level parallelism of low- and middle-level image processing, SIMD architecture is able to finish great amount of computation with much less instruction cycle thus satisfy the high-speed system requirement. The main computation parts in those SIMD image processing hardware is known as PE (processing element) and it is responsible for transferring, storing and processing the image data. This paper describes a high-speed vision system with superscalar PE to enhance system performance and its dedicated parallel computing language specifically devel-oped for this vision system. The vision system can achieve motion detection at more than 2000fps and face detection at more than 100 fps which overwhelms some general serial CPUs in the same applications.