Saheb, Z. and El-Masry, E.I. (2015) Modelling of Direct Tunneling Gate Leakage Current of Floating-Gate CMOS Transistor in sub 100 nm Technologies. Analog Integrated Circuits and Signal Processing, 84, 67-73.
https://doi.org/10.1007/s10470-015-0553-8

has been cited by the following article: