Circuits and Systems

Vol.2 No.3(2011), Paper ID 6140, 8 pages

DOI:10.4236/cs.2011.23031

 

Algorithmic Optimization of BDDs and Performance Evaluation for Multi-level Logic Circuits with Area and Power Trade-offs

 

Saurabh Chaudhury, Anirban Dutta

 

 

Copyright © 2011 Saurabh Chaudhury, Anirban Dutta et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

 

How to Cite this Article


S. Chaudhury and A. Dutta, "Algorithmic Optimization of BDDs and Performance Evaluation for Multi-level Logic Circuits with Area and Power Trade-offs," Circuits and Systems, Vol. 2 No. 3, 2011, pp. 217-224. doi: 10.4236/cs.2011.23031.

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.