Lorenzo, R. and Chaudhury, S. (2016) Review of Circuit Level Leakage Minimization Techniques in CMOS VLSI Circuits. IETE Technical Review, 33, 1-23. https://doi.org/10.1080/02564602.2016.1162116
has been cited by the following article:
Related Articles: