Article citationsMore>>

Rais, M.H. and Qasim, S.M. (2009) FPGA Implementation of Rijndael Algorithm Using Reduced Residue of Prime Numbers. 4th IEEE International Design and Test Workshop (IDR09), Riyadth, 15-17 November 2009, 1-4.

has been cited by the following article:

Follow SCIRP
Twitter Facebook Linkedin Weibo
Contact us
+1 323-425-8868
WhatsApp +86 18163351462(WhatsApp)
Click here to send a message to me 1655362766
Paper Publishing WeChat
Free SCIRP Newsletters
Copyright © 2006-2024 Scientific Research Publishing Inc. All Rights Reserved.