W. Geurts, et al., “Design of Application-Specific Instruction-Set Processors for Multi-Media, Using a Retargetable Compilation Flow,” Proceedings of Global Signal Processing (GSPx) Conference, Target Compiler Technologies, Santa Clara, 2005.

has been cited by the following article:

• TITLE: ASIP Solution for Implementation of H.264 Multi Resolution Motion Estimation

  AUTHORS: Fethi Tlili, Akram Ghorbel

  KEYWORDS: Motion Estimation, Half Pel, Quarter Pel, ASIP

  JOURNAL NAME: International Journal of Communications, Network and System Sciences, Vol.3 No.5, May 31, 2010

  ABSTRACT: Motion estimation is the most important module in H.264 video encoding algorithm since it offer the best compression ratio compared to intra prediction and entropy encoding. However, using the allowed features for inter prediction such as variable block size matching, multi-reference frames and fractional pel search needs a lot of computation cycles. For this purpose, we propose in this paper an Application Specific Instruction-set Processor (ASIP) solution for implementing inter prediction. An exhaustive full and fractional pel combined with variable block size matching search are used. The solution, implemented in FPGA, offers both performance and flexibility to the user to reconfigure the search algorithm.