

Pulse Skipping Modulated Buck Converter - Modeling and Simulation

Ramamurthy Srinivasan, Vanaja Ranjan P.

Department of EEE, College of Engineering, Guindy, Anna University, Chennai, India

E-mail: sramamurthy@ieee.org

Received August 23, 2010; revised September 19, 2010; accepted September 25, 2010

Abstract

Modeling and simulation results of a pulse skipping modulated buck converter for applications involving a source with widely varying voltage conditions with loads requiring constant voltage from full load down to no load is presented. The pulses applied to the switch are blocked or released on output voltage crossing a predetermined value. The regulator worked satisfactorily over a wide input voltage range with good transient response but with higher ripple content. Input current spectrum indicates a good EMI performance with crowding of components at audio frequency range for the selected switching frequency.

Keywords: DC/DC Converter, Pulse Skipping Modulation, Buck Regulator, Modulation Factor, Electromagnetic Interference

1. Introduction

DC-to-DC buck converters are direct converters employed for stepping down DC voltage to a desired lower level. These are employed, due to their inherent high efficiency, in places where losses due to their linear counterparts are not tolerated. A buck regulator is a suitably controlled buck converter that can maintain its output voltage at the desired level during constant load with varying input voltage conditions, constant input voltage with varying load conditions or both. A voltage mode PWM controller, in which the duty cycle is altered, based on error between set voltage and measured output voltage such that the output voltage of the converter is very nearly equal to the desired value is well documented and widely used [1-4]. These converters are mostly based on circuits in which a pulse width modulated (PWM) signal is filtered with an LC network [5-7]. Apart from maintaining the line and load regulations low, it is also desirable to retain the losses low especially in applications involving energy limited sources. It is required that the efficiency is kept high throughout the operating range. Efficiency of PWM switching regulators is in general high compared to linear regulators but not constant over the entire load range. Efficiency of a PWM regulator at light loads is significantly less compared to that at near full load conditions. The problem is pronounced at low voltage portable applications. Various topologies and

methods of control were suggested and synchronous buck topology with ZVS technique is suggested for minimizing switching losses [8-10]. The low side MOSFET device with integrated Schottky diode can further improve the efficiency of synchronous converter even though there is slight increase in ON resistance [11].

The converter, which operates with high efficiency at light loads during stand by mode, in which portable equipment operate most of the time when not in use, demanded considerable attention of the researchers and several techniques including improved controllers with digital PWM, PFM with reduced switching and conduction losses were proposed [12-14]. Pulse Skipping Modulated Converters operate with higher efficiency at light loads with reduced switching loss due to pulse skipping [15]. A pulse skipping modulated DC-DC converter is studied in this paper for its performance under varied supply and load conditions.

2. Pulse Skipping Modulated Buck Converter

2.1. Description

A pulse skipping modulated buck converter is shown in **Figure 1**. It essentially consists of a MOSFET switch, a diode, an inductor L, a capacitor C. L and C filter out the ripple and designed suitably so that the LC filter cut off




Figure 1. Pulse skipping modulated buck converter.

frequency is well below the switching frequency. The feedback circuit consists of a PSM control logic, which allows the pulse generated by the clock if actual voltage is below the reference voltage and skips pulses if the actual voltage exceeds the reference voltage v_{ref} . The

clock pulse generated is a constant frequency constant width (CFCW) pulse [16]. MOSFET switch is ON when the clock pulse is applied over a fixed duration of time equal to duty cycle of the clock and the inductor current rises linearly. The switch is OFF for the remaining period of the cycle and the current drops to a lower value but higher than the initial value of the cycle. It drops to a value lower than the initial value if the next pulse is skipped and so on. Thus by alternately permitting p pulses and skipping q pulses the output voltage is maintained at a value close to reference value. The waveforms are shown in Figure 2.

As shown in Figure 3, a comparator compares v_0 and v_{ref} and its output is ANDed with CLK. Output of AND gate sets RS flip flop which is reset at the falling edge of the clock as shown through a NOT gate. Pulse Output of the flip-flop is used to drive the converter switch. On $v_{ref} > v_0$ comparator output is HIGH and AND gate output sets flip flop every time CLK goes HIGH and is reset at the falling edge. Hence clock pulses are applied




Figure 2. Waveforms of output voltage, Inductor current and gate pulses for a PSM converter.




Figure 3. PSM control logic.

to the switch. This is known as charging period. On $v_{ref} < v_0$ comparator output is LOW and AND gate output is LOW irrespective of the clock and hence the flip flop is not set and clock pulses are not applied to the switch or pulses are skipped. This is known as skipping period.

3. Modeling of PSM converter

Let for p cycles the clock pulses are applied and for q cycles the pulses are skipped for a particular load resistance R and input voltage V_{in} . The duration pT is known as charging period and the duration qT is known as skipping period. During the charging period, in each cycle the switch is ON for duration equal to D and during the skipping period the switch is OFF throughout as the pulses are not applied and skipped.

The converter is modeled [16] using state space averaging method and the state space equations, assuming continuous conduction mode, are obtained as shown below.

During charging period,

$$\begin{aligned} \dot{x} &= A_1x + B_1v_{in} & 0 \leq t \leq DT \\ y &= C_1x \end{aligned} \quad (1)$$

$$\begin{aligned} \dot{x} &= A_2x + B_2v_{in} & DT \leq t \leq T \\ y &= C_2x \end{aligned} \quad (2)$$

During skipping period,

$$\begin{aligned} \dot{x} &= A_2x + B_2v_{in} & 0 \leq t \leq T \\ y &= C_2x \end{aligned} \quad (3)$$

where,

$$A_1 = A_2 = A = \begin{bmatrix} 0 & -1 \\ \frac{1}{C} & \frac{-1}{RC} \end{bmatrix}, x = \begin{bmatrix} i_L \\ v_C \end{bmatrix}, y = v_0,$$

$$B_1 = \begin{bmatrix} \frac{1}{L} \\ 0 \end{bmatrix}, B_2 = 0 \quad C = [0 \quad 1]$$

After State Space Averaging,

$$\dot{x} = Ax + \frac{p}{p+q}BDv_{in} \quad (4)$$

Defining Modulation Factor M ,

$$M = \frac{q}{p+q}$$

Then Equation (4) becomes

$$\dot{x} = Ax + (1-M)DBv_{in} \quad (5)$$

Hence the average output voltage is given by

$$V_0 = (1-M)Dv_{in} \quad (6)$$

M , the modulation factor is a measure of the number of skipping. When v_{in} goes higher for the same V_0 with constant D , M increases increasing the number of skipped pulses to maintain the voltage. Similarly when load decreases M increases decreasing the number of switching. When no pulses are skipped then M is zero and the equation reduces to that of a buck converter without feedback at steady state.

4. Simulation

Simulation of the PSM DC-DC buck converter was carried out with the following parameters. $v_{in} = 12 \text{ V to } 20 \text{ V}$, $V_0 = 5 \text{ V}$, $L = 150 \mu\text{H}$, $C = 20 \mu\text{F}$, $f = 40 \text{ KHz}$.

Pulses are skipped to regulate the output voltage with increase in input voltage as shown in **Figure 4**.

Input voltage is stepped from 12 V to 20 V and the output voltage is plotted. Output voltage waveform for a constant load with a step increase in input voltage is shown in **Figure 5**.

Response showed that PSM converter can accept wide variations in input voltage and its response speed was good as seen from step response and the output voltage was regulated over the entire range. Modulation Factor increases with increase in voltage increasing the pulses skipped Load was decreased by a step and the output voltage is shown in **Figure 6**. Pulses skipped increased, as load was decreased to regulate the voltage. The ripple of the output voltage was higher as input voltage was increased. A similar response was observed when the load was decreased. Input current harmonic spectrum of the PSM converter is shown in **Figure 7**. Spectrum of the converter with PWM control is also shown in **Figure 8** for comparison purpose for the same input voltage and load.

In the case of PSM converter harmonic components are spread over a wide band of frequencies lowering the average value of the peaks of currents. Individual peaks are smaller than those of PWM converter. Hence PSM converter has better EMI performance. Due to reduction in average frequency with pulse skipping at light loads there may be components entering into audio frequency range which may result in audible noise interference, which can be avoided by selecting the switching frequency high.

5. Conclusions

Pulse Skipping Modulated Buck converter was modeled and simulated. Response of the converter for input voltage and load step variation was studied. The converter response to changes was quick and the PSM controlled converter regulated the output voltage over the entire




Figure 4. Increased pulse skipping with input voltage increase.




Figure 5. Output voltage for step increase in input voltage.




Figure 6. Output voltage for step decrease in load current.




Figure 7. Input current harmonic spectrum – PSM converter.




Figure 8. Input current harmonic spectrum – PWM converter.

range of input voltage intended for operation. Input current harmonic spectrum was studied and compared with that of PWM controlled Converter. PSM converter has a well spread out spectrum, with individual component peak values less in amplitude, making its EMI performance better than that of PWM controlled converter. But there are frequency components entering into audio frequency range due to the average frequency of switching being lower with pulse skipping, if the switching frequency is selected to be just above the audio range.

6. References

- [1] R. W. Erickson and D. Maksimovic, "Fundamentals of Power Electronics," 2nd Edition, Kluwer Academic Publishers, Dordrecht.
- [2] A. J. Forsyth and S. V. Mollow, "Modelling and Control of DC-DC Converters," *IEE Power Engineering Journal*, Vol. 12, No. 5, October 1998, pp. 229-236.
- [3] J. G. Kassakian, M. F. Schlecht and G. C. Verghese, "Principles of Power Electronics," Addison-Wesley, Reading, June 1992.
- [4] B. Arbetter, R. Erickson and D. Maksimovic, "DC-DC Converter Design for Battery-Operated Systems," *IEEE PESC'95*. Vol. 1, June 1995, pp. 103-109.
- [5] A. J. Stratakos, S. R. Sanders and R. W. Broderson, "A Low-Voltage CMOS DC-DC Converter for a Portable Battery-Operated System," *Proceedings of Power Electronics Specialists Conference*, Taiwan, Vol. 1, June 1994, pp. 619-626.
- [6] G. Y. Wei and M. Horowitz, "A Fully Digital, Energy-Efficient Adaptive Power-Supply Regulator," *IEEE Journal of Solid-State Circuits*, Vol. 35, April 2000, pp.

- 520-528.
- [7] A. P. Dancy, R. Amirtharajah and A. P. Chandrakasan, "High-Efficiency Multiple-Output DC-DC Conversion for Low-Voltage Systems," *IEEE Transactions on VLSI*, Vol. 8, June 2000, pp. 252-263.
- [8] A. V. Peterchev and S. R. Sanders, "Digital Loss – Minimizing Multi-Mode Synchronous Buck Converter Control," *35th Annual IEEE Power Electronics Specialists Conference*, Vol. 6, Aachen, 2004, pp. 3694-3699.
- [9] S. Pattnaik, A. K. Panda, K. Aroul and K. K. Mahapatra, "A Novel Zero Voltage Transition Synchronous Buck Converter for Portable Application," *International Journal of Electrical, Computer, and Systems Engineering*, Vol. 2, No. 2, 2008, pp. 115-120.
- [10] A. Consoli, F. Gennaro, C. Cavallaro and A. Testa, "A Comparative Study of Different Buck Topologies for High-Efficiency Low-Voltage Applications," *Proceedings on Power Power Electronics Specialist Conference*, 1999, pp. 60-65.
- [11] D. Calafut, "Trench Power MOSFET Lowside Switch with Optimized Integrated Schottky Diode," *Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs (ISPSD'04)*, 24-27 May 2004, pp. 397-400.
- [12] K. M. Smith and K. M. Smedly, "A Comparison of Voltage-Mode Soft Switching Methods for PWM Converters," *IEEE Transactions on Power Electronics*, Vol. 12, No. 2, 1997, pp. 376-386.
- [13] X. W. Zhou, M. Donati, L. Amoroso and F. C. Lee, "Improved Light-Load Efficiency for Synchronous Rectifier Voltage Regulator Module," *IEEE Transactions on Power Electronics*, Vol. 15, No. 5, September 2000, pp. 826-834.
- [14] C.-L. Chen, W.-L. Hsieh, W.-J. L. K.-H. Chen and C.-S. Wang, "A New PWM/PFM Control Technique for Improving Efficiency over Wide Load Range," *15th IEEE International Conference on Electronics, Circuits and Systems*, Malta, 2008, pp. 962-965.
- [15] P. Luo, L. Y. Luo, Z. J. Li, et al., "Skip Cycle Modulation in Switching DC-DC Converter," *International Conference on Communications, Circuits, and Systems*, Chengdu, June 2002, pp. 1716-1719.
- [16] P. Luo, B. Zhang, S.-P. Wang and F. Yong, "Modeling and Analysis of Pulse Skip Modulation," *Journal of Electronic Science and Technology of China (Chinese)*, Vol. 4, No. 1, March 2006.
- [17] A. Farhadi and A. Jalilian, "Modeling, Simulation and Reduction Techniques of Electromagnetic Conducted Emission Due to Operation of Power Electronic Converters," *International Conference on Renewable Energy and Power Quality (ICREPO'07)*, Sevilla, March 2007.
- [18] F. Lin and D. Y. Chen, "Reduction of Power Supply EMI Emission by Switching Frequency Modulation," *IEEE Transactions on Power Electronics*, Vol. 9, No. 1, January 1994, pp. 132-137.