A Timing Skew Calibration Scheme in Time-Interleaved ADC


This paper proposes a digital background calibration scheme for timing skew in time-interleaved analog-to-digital converters (TIADCs). It detects the relevant timing error by subtracting the output difference with the sum of the first derivative of the digital output. The least-mean-square (LMS) loop is exploited to compensate the timing skew. Since the calibration scheme depends on the digital output, all timing skew sources can be calibrated and the main ADC is maintained. The proposed scheme is effective within the entire frequency range of 0 ? fs/2. Compared with traditional calibration schemes, the proposed approach is more feasible and consumes significantly lesser power and smaller area.

Share and Cite:

Li, J. , Liu, Y. , Liu, H. , Wu, S. , Ning, N. and Yu, Q. (2013) A Timing Skew Calibration Scheme in Time-Interleaved ADC. Journal of Computer and Communications, 1, 37-40. doi: 10.4236/jcc.2013.16007.

Conflicts of Interest

The authors declare no conflicts of interest.


[1] C. Y. Chen and J. Wu, “A12b 3GS/s Pipeline ADC with 0.4mm2 and 500mW in 40nm Digital CMOS,” Proc. IEEE VLSI Symp., 2011, pp. 120-121.
[2] E. Janssen1 and Kostas Doris1 et al., “An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS,” ISSCC Dig.Tech.Papers, 2013, pp. 464-465.
[3] D. Stepanović and B. Nikolió, “A 2.8 GSPs 44.6 mW Time-Interleaved ADC Achieving 50.9dB SNDR and 3dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS,” IEEE Journal of Solid-State Circuits, Vol. 48, No. 4, 2013.
[4] N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara and K. Kobayashi, “Explicit Analysis of Channel Mismatch Effects in Time-Interleaved ADC Systems,” IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 48, No. 3, 2001, pp. 261-271.
[5] C.-C. Hsu, F.-C. Huang, C.-Y. Shih, C.-C. Huang, Y.-H. Lin, C.-C. Lee and B. Razavi, “An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration,” ISSCC Tech. Dig., Feb. 2007, pp. 464-615.
[6] S. Gupta, M. Choi, M. Inerfield and J. B. Wang, “A 1GS/s 11b Time-Interleaved ADC in 0.13μm CMOS,” ISSCC Tech. Dig., Feb. 2006, pp. 2360-2369.
[7] C.-Y. Wang and J.-T. Wu, “A Multiphase Timing-Skew Calibration Technique Using Zero-Crossing Detection,” IEEE Trans. Circuits Syst. I: Reg. Papers, Vol. 56, No. 6, 2009, pp. 1102-1114.
[8] C. H. Law, P. J. Hurst and S. H. Lewis, “A Four-Channel Time-Interleaved ADC With Digital Calibration of Inter-channel Timing and Memory Errors,” IEEE J. Solid-State Circuits, Vol. 45, No. 10, 2010, pp. 2091-2103. http://dx.doi.org/10.1109/JSSC.2010.2061630
[9] J. Elbornsson, F. Gustafsson and J.-E. Eklund, “Blind Adaptive Equalization of Mismatch Errors in a Time-Interleaved A/D Converter System,” IEEE Trans. Circuits Syst. I: Reg. Papers, Vol. 51, No. 1, 2004, pp. 151-158. http://dx.doi.org/10.1109/TCSI.2003.821300
[10] Francesco Centurelli, Pietro Monsurrò, and Alessandro Tri?letti, “Efficient Digital Background Calibration of Time-Interleaved Pipeline Analog-to-Digital Converters,” IEEE Trans. Circuits Syst. II: Exp. Briefs, Vol. 59, No. 7, 2012, pp. 1373-1383.

Copyright © 2021 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.