A Programmable High Speed Vision System with Superscalar PE and Its Parallel Computing Language

Jie Yang; Cong Shi; Xitian Long; Nanjian Wu

doi:10.4236/ojapps.2013.31B013

Home > Journals > Biomedical & Life Sciences | Chemistry & Materials Science > OJAppS

Open Journal of Applied Sciences > Vol.3 No.1B, March 2013

A Programmable High Speed Vision System with Superscalar PE and Its Parallel Computing Language ()

Jie Yang, Cong Shi, Xitian Long, Nanjian Wu

Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China.

DOI: 10.4236/ojapps.2013.31B013 PDF HTML 3,365 Downloads 5,092 Views

Abstract

Pixel-parallel PE and SIMD architectures are widely used in high-speed image processing to enhance computing power. With fully exploiting the data level parallelism of low- and middle-level image processing, SIMD architecture is able to finish great amount of computation with much less instruction cycle thus satisfy the high-speed system requirement. The main computation parts in those SIMD image processing hardware is known as PE (processing element) and it is responsible for transferring, storing and processing the image data. This paper describes a high-speed vision system with superscalar PE to enhance system performance and its dedicated parallel computing language specifically devel-oped for this vision system. The vision system can achieve motion detection at more than 2000fps and face detection at more than 100 fps which overwhelms some general serial CPUs in the same applications.

Keywords

High-Speed Vision System; SIMD; Superscalar; PE

Share and Cite:

J. Yang, C. Shi, X. Long and N. Wu, "A Programmable High Speed Vision System with Superscalar PE and Its Parallel Computing Language," Open Journal of Applied Sciences, Vol. 3 No. 1B, 2013, pp. 65-67. doi: 10.4236/ojapps.2013.31B013.

Conflicts of Interest

The authors declare no conflicts of interest.

References

[1]	T. Komuro, S. Kagami, and M. Ishikawa, “A Dynami-cally Reconfigurable SIMD Processor for a Vision Chip,” IEEE Journal of Solid-State Circuits, Vol. 39, No. 1, 2004. doi: 10.1109/JSSC.2003.820876
[2]	W .C. Zhang, Q. Y. Fu, and N. J. Wu, “ A Programmable Vision Chip Based on Multiple Levels of Parallel Processors,” IEEE Journal of Solid-State Circuits, Vol. 46, No. 9, 2011. doi: 10.1109/JSSC.2011.2158024
[3]	J. Hennessy, D.A. Pat-terson, “Computer Architecture: A Quantitative Ap-proach,” 5th Edition, Morgan Kaufmann, San Francisco, CA, 2011.