Study of Two One-Dimensional Multi Tunnel Junctions Arrays Structures by SIMON


Multi Tunnel Junctions (MTJs) have attracted much attention recently in the fields of Single-Electron Transistor (SET) and Single-Electron Memory (SEM). In this paper, we investigate a nano-device structure using a two one dimensional array MTJs connected to the basic Single Electron Circuits, in order to analyze the impact of physical parameters on the performances and application of this structure. The device generates can operate at room temperature. The simulation of single-electron circuit demonstrates with Monte Carlo simulator, SIMON.

Share and Cite:

A. Touati, S. Chatbouri, N. Sghaier and A. Kalboussi, "Study of Two One-Dimensional Multi Tunnel Junctions Arrays Structures by SIMON," World Journal of Nano Science and Engineering, Vol. 2 No. 4, 2012, pp. 176-180. doi: 10.4236/wjnse.2012.24023.

Conflicts of Interest

The authors declare no conflicts of interest.


[1] K. Nakazato, R. J. Blaikie and H. Ahmed, “Single-Electron Memory,” Journal of Applied Physics, Vol. 75, No. 10, 1994, pp. 5123-5134. doi:10.1063/1.355758
[2] R. H. Chen, A. N. Korotknov and K. K. Likharev, “Single-Electron Transistor Logic,” Applied Physics Letters, Vol. 68, No. 14, 1996, pp. 1954-1956. doi:10.1063/1.115637
[3] T. A. Fulton and G. J. Dolan, “Observation of Single-Electron Charging Effects in Small Tunnel Junctions,” Physical Review Letters, Vol. 59, No. 1, 1987, pp. 109-112. doi:10.1103/PhysRevLett.59.109
[4] L. J. Geerligs, V. F. Anderegg, P. A. M. Holweg and J. E. Mooij, “Frequency-Locked Turnstile Device for Single Electrons,” Physical Review Letters, Vol. 64, No. 22, 1990, pp. 2691-2694. doi:10.1103/PhysRevLett.64.2691
[5] D. A. Averin, A. A. Odintsov and S. V. Vyshenskii, “Ultimate Accuracy of Single-Elecron dc Current Standards,” Journal of Applied Physics, Vol. 73, No. 3, 1993, pp. 1297- 1308. doi:10.1063/1.353247
[6] L. J. Guo, E. Leobandung and S. Y. Chou, “A Single- Electron Transistor Memory Operating at Room Temperature,” Science, Vol. 275, No. 5300, 1997, pp. 649- 651.
[7] K. Matsumoto, Y. Gotoh, T. Maeda, J. A. Dagata and J. S. Harris, “Room-Temperature Single-Electron Memory Made by Pulse-Mode Atomic Force Microscopy Nano Oxidation Process on Atomically Flat Alumina Substrate,” Applied Physics Letters, Vol. 76, No. 2, 2000, pp. 239-241. doi:10.1063/1.125714
[8] C. Wasshuber, H. Kosina and S. Selberherr, “SIMON—A Simulator for Single-Electron Tunnel Devices and Circuits,” IEEE Transactions on Computer-Aided Design, Vol. 16, No. 9, 1997, pp. 937-944.
[10] D. V. Averin and K. K. Likharev, “Single Electronics: A Correlated Transfer of Single Electrons and Cooper Pairs in Systems of Small Tunnel Junctions,” In: B. L. Altshuler, P. A. Lee and R. A. Webb, Eds., Mesoscopic Phenomena in Solids, Elsevier, Amsterdam, 1991, pp. 173- 271.
[11] D. Esteve, “Transferring Electrons One by One,” In: H. Grabert and M. H. Devoret, Eds., Single Charge Tunneling, Plenum Press, New York, 1992, pp. 109-137.
[12] N. S. Bakhvalov, G. S. Kazacha, K. K. Likharev and S. I. Serdyukova, “Single-Electron Solitons in One-Dimensional Tunnel Structures,” Soviet Physics, JETP, Vol. 68, No. 3, 1989, pp. 581-587.
[13] L. S. Kuzmin, P. Delsing, T. Claeson and K. K. Likharev, “Single-Electron Charging Effects in One Dimensional Arrays of Ultrasmall Tunnel Junctions,” Physical Review Letters, Vol. 62, No. 21, 1989, pp. 2539-2542. doi:10.1103/PhysRevLett.62.2539
[14] M. Amman, E. Ben-Jacob and K. Mullen, “Charge Solitons in 1-D Array of Mesoscopic Tunnel Junctions,” Physics Letters A, Vol. 142, No. 6-7, 1989, pp. 431-437. doi:10.1016/0375-9601(89)90397-6
[15] G. Y. Hu, R. F. O’Connell, and J. Y. Ryu, “Slanted Coupling of One-Dimensional Arrays of Small Tunnel Junctions,” Journal of Applied Physics, Vol. 84, No. 12, 1998, pp. 6713-6717. doi:10.1063/1.368997
[16] G. Y. Hu and R. F. O’Connell, “Cotunneling in Single- Electron Devices: Effects of Stray Capacitances,” Physical Review B, Vol. 54, No. 20, 1996, pp. 14560- 14565.
[17] H. Inokawa, A. Fujiwara and Y. Takahashi, “A Multiple- Valued Logic with Merged Single-Electron and MOS Transistors,” International Electron Devices Meeting, Washington DC, 2-5 December 2001, pp. 7.2.1-7.2.4. doi:10.1109/IEDM.2001.979453
[18] H. Inokawa, A. Fujiwara and Y. Takahashi, “A Multiple-Valued Logic and Memory with Combined Single- Electron and Metal-Oxide-Semiconductor Transistors,” IEEE Transactions on Electron Devices, Vol. 52, No. 2, 2003, pp. 462-470. doi:10.1109/TED.2002.808421
[19] S. Mahapatra and A. M. Ionescu, “Realization of Multiple Valued Logic and Memory by Hybrid SETMOS Architecture,” IEEE transactions on Nanotechnology, Vol. 4, No. 6, 2005, pp. 705-714. doi:10.1109/TNANO.2005.858602

Copyright © 2020 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.