On-Chip Inductor Technique for Improving LNA Performance Operating at 15 GHz

DOI: 10.4236/cs.2012.34047   PDF   HTML   XML   5,202 Downloads   8,272 Views   Citations

Abstract

This paper presents a technique for low noise figure reduction of low-noise amplifier (LNA). The proposed LNA is designed in a source degeneration technique that offers lower noise figure. The resistance of the on-chip inductor is reduced by using multilayer that significantly reduces the thermal noise due to spiral inductor. Also, using spiral inductor as a gate inductor reduces the effect of the input parasitic capacitance on the noise figure and provides a good matching at the input and output of the LNA. The results of the LNA using multilayer on-chip inductor compared will off-chip inductor have been illustrated. It shows that the proposed technique reduces significantly the noise figure and improves the matching. The proposed LNA is designed in 0.13 μm process with 1.3 V supply voltage and simulated using Advanced Design System (ADS) software. The simulation results show that the LNA is unconditionally stable and provides a forward gain of 11.087 dB at operating frequency of 15 GHz with 1.784 dB noise figure and input and output impedance matching of –17.93 dB, and –10.04 dB.

Share and Cite:

E. Hasaneen and N. Okely, "On-Chip Inductor Technique for Improving LNA Performance Operating at 15 GHz," Circuits and Systems, Vol. 3 No. 4, 2012, pp. 334-341. doi: 10.4236/cs.2012.34047.

Conflicts of Interest

The authors declare no conflicts of interest.

References

[1] D. K. Shaeffer and T. H. Lee: “A 1.5 V, 1.5 GHz CMOS Low Noise Amplifier,” IEEE Journal of Solid-State Circuits, Vol. 35, No. 2, 1999, pp. 745-759.
[2] Y.-H. Yu, Y.-S. Yang and Y.-J. Chen: “A Compact Wideband CMOS Low Noise Amplifier with Gain Flatness Enhancement,” IEEE Journal of Solid-State Circuits, Vol. 45, No. 3, 2010, pp. 502-509. doi:10.1109/JSSC.2010.2040111
[3] A. Telli, S. Demir and M. Askar: “CMOS Planar Spiral Inductor Modeling and Low Noise Amplifier Design,” Microelectronics Journal, Vol. 37, 2006, pp. 71-78. doi:10.1016/j.mejo.2005.06.019
[4] M. Khanpour, K. W. Tang, P. Garcia and S. P. Voinigescu, “A Wideband W-Band Receiver Front-End in 65-nm CMOS,” IEEE Journal of Solid-State Circuits, Vol. 43, No. 8, 2008, pp. 1717-1730.
[5] P. Sivonen and A. P?rssinen, “Analysis and Optimization of Packaged Inductively Degenerated Common-Source Low-Noise Amplifiers with ESD Protection,” IEEE Transactions on Microwave Theory, Vol. 53, No. 4, 2005, pp. 1303-1313.
[6] R.-C. Liu, K.-L. Deng and H. Wang, “A 0.6 22 GHz Broadband CMOS Distributed Amplifier,” IEEE Radio Frequency Integrated Circuits Symposium, Philadelphia, 8-10 June 2003, pp. 103-106.
[7] F. Bruccoleri, E. A. M. Klumperink and B. Nauta, “Noise Canceling in Wideband CMOS LNA’s,” IEEE International Solid-State Circuits Conference, Vol. 1, 2002, pp. 406-407.
[8] D. K. Shaeffer and T. H. Lee, “The Design and Implementation of Low-Power CMOS Radio Receivers,” Kluwer, Norwell, 1999.
[9] E. S. Hasaneen, “Modeling of On-Chip Inductor and Transformer for RF Integrated Circuits,”11th MiddleEast International Conference on Power Systems, Vol. 1, 2006, pp. 49-52.
[10] M. Dehan, J.-P. Raskin, I. Huynen and D. VanhoenackerJanvier, “An Improved Multiline Analysis for Monolithic Inductors,” IEEE Transactions on Solid-State Circuits, Vol. 37, No. 1, 2002, pp. 77-80.
[11] C. P. Yue and S. S. Wong, “Physical Modeling of Spiral Inductors on Silicon,” IEEE Transactions on Electronic Devices, Vol. 47, No. 3, 2000, pp. 560-568. doi:10.1109/16.824729
[12] S. S. Mohan, “Modeling, Design, and Optimization of On-Chip Inductors and Transformers,” Ph.D. Thesis, Stanford University, Stanford, 1999.
[13] V. Von, “CMOS Low Noise Amplifier Design for Reconfigurable Mobile Terminals,” Ph.D. Thesis, Electrical Elektrotechnik und Informatik der Technishen University, Berlin, 2004.
[14] P. Sivonen, S. Kangasmaa and A. P?rssinen, “Analysis of Packaging Effects and Optimization in Inductively Degenerated Common-Emitter Low-Noise Amplifiers,” IEEE Transactions on Microwave Theory and Techniques, Vol. 51, No. 4, 2003, pp. 1220-1226. doi:10.1109/TMTT.2003.809633
[15] C. Bowick, “RF Circuit Designs,” Howard W. Sams & Co. Inc., Indianapolis, 1982.

  
comments powered by Disqus

Copyright © 2020 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.