Transient and Permanent Fault Injection in VHDL Description of Digital Circuits


The ability to evaluate the testability of digital circuits before they are actually implemented is critical for designing highly reliable systems. This feature enables designers to verify the fault detection capability of online as well as offline testable digital circuits for both permanent and transient faults, during the design stage of the circuits. This paper presents a technique for transient and permanent fault injection at the VHDL level description of both combinational and sequential digital circuits. Access to all VHDL blocks a system is straight forward using a specially designed single fault injection block. This capability of inserting transient and permanent faults should help in evaluating the testability of a digital system before it is actually implemented.

Share and Cite:

P. Lala, "Transient and Permanent Fault Injection in VHDL Description of Digital Circuits," Circuits and Systems, Vol. 3 No. 2, 2012, pp. 192-199. doi: 10.4236/cs.2012.32026.

Conflicts of Interest

The authors declare no conflicts of interest.


[1] A. Benso and P. Prinetto, “Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation,” Kluwer Academic Publishers, Holland, 2003.
[2] P. K. Lala, “Self-Checking and Fault Tolerant Digital Design,” Morgan Kaufmann Publishers, Waltham, 2001.
[3] J. Gracia, L. Saiz, J. C. Baraza, D. Gil and P. Gil, “Analysis of the Influence of Intermittent Faults in a Microcontroller,” 11th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems, Bratislava, 16-18 April 2008, pp. 80-85.
[4] L. J. Saiz, J. Gracia, J. C. Baraza, D. Gil and P. J. Gil, “Applying Fault Injection to Study the Effects of Intermittent Faults,” 7th European Dependable Computing Conference, Kaunas, 7-9 May 2008, pp. 67-69.
[5] S. R. Seward and P. K. Lala, “Fault Injection for Verifying Testability at the VHDL Level,” Proceedings of International Test Conference, Baltimore, 30 September-2 October, 2003, pp. 131-137.
[6] W. Sheng, L. Xiao and Z. Mao, “An Automated Fault Injection Technique Based on VHDL Syntax Analysis and Stratified Sampling,” 4th IEEE International Symposium on Electronic Design, Test and Applications (Delta ), Hong Kong, 23-25 January 2008, pp. 587-591.
[7] T. A. Delong, B. W. Johnson and J. A. Profeta III, “A Fault Injection Technique for VHDL Behavioral-Level Models,” IEEE Design & Test of Computers, Vol. 13, No. 4, 1996, pp. 24-33. doi:10.1109/54.544533
[8] B. Parrotta, M. Rebaudengo, M. S. Reorda and M. Violante, “New Techniques for Accelerating Fault Injection in VHDL Descriptions,” Proceedings of 6th IEEE Online Testing Workshop, Palma de Mallorca, 3-5 July 2000, pp. 61-66. doi:10.1109/OLT.2000.856613
[9] F. Vargas, A, Amory and R. Velazco, “Estimating Circuit Fault-Tolerance by Means of Transient-Fault Injection in VHDL,” Proceedings of 6th IEEE Online Testing Workshop, Palma de Mallorca, 3-5 July 2000, pp. 67-72. doi:10.1109/OLT.2000.856614
[10] N. Z. Basturkmen, S. M. Reddy and I. Pomeranz, “A Low Power Pseudo-Random BIST Technique,” Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors, Freiberg, 16-18 September 2002, pp.468-473.
[11] A. Manzone and D. De Costantini, “Fault Tolerant Insertion and Verification: A Case Study,” Proceedings of IEEE Memory Technology Design and Testing Workshop, Isle of Bendor, 10-12 July 2002, pp. 44-48.
[12] R. J. Hayne and B. W. Johnson, “Behavioral Fault Modeling in a VHDL Synthesis Environment,” Proceedings of VLSI Test Symposium, Dana Point, 25-29 April 1999, pp. 333-340.
[13] D. G. Mavis and P. H. Eaton, “SEU and SET Mitigation Techniques for FPGA Circuit and Configuration Bit Storage Design,” Proceedings of Military and Aerospace Applications of Programmable Devices and Technologies Confenerce, Laurel, 10-12 September 2000, pp. 1-15.
[14] P. Civera, L. Macchiarulo, M. Rebaudengo, M. S. Reorda and A. Violante, “Exploiting FPGA for Accelerating Fault Injection Experiments,” Proceedings of IEEE Online Testing Workshop, Taormina, 9-11 July 2001, pp. 9-13. doi:10.1109/OLT.2001.937810

Copyright © 2023 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.