ASIP Solution for Implementation of H.264 Multi Resolution Motion Estimation

DOI: 10.4236/ijcns.2010.35060   PDF   HTML     4,407 Downloads   7,904 Views   Citations


Motion estimation is the most important module in H.264 video encoding algorithm since it offer the best compression ratio compared to intra prediction and entropy encoding. However, using the allowed features for inter prediction such as variable block size matching, multi-reference frames and fractional pel search needs a lot of computation cycles. For this purpose, we propose in this paper an Application Specific Instruction-set Processor (ASIP) solution for implementing inter prediction. An exhaustive full and fractional pel combined with variable block size matching search are used. The solution, implemented in FPGA, offers both performance and flexibility to the user to reconfigure the search algorithm.

Share and Cite:

F. Tlili and A. Ghorbel, "ASIP Solution for Implementation of H.264 Multi Resolution Motion Estimation," International Journal of Communications, Network and System Sciences, Vol. 3 No. 5, 2010, pp. 453-461. doi: 10.4236/ijcns.2010.35060.

Conflicts of Interest

The authors declare no conflicts of interest.


[1] Q. Y. Shi and H. F. Sun, “Image and Video Compression for Multimedia Engineering: Fundamentals, Algorithms, and Standards,”2nd Édition, CRC Press, Boca Raton, 2008.
[2] Draft 3rd Edition of ISO/IEC 14496-10 (E), Redmond, WA, USA, July 2004.
[3] F. Kossentini and A. Jerbi, “Exploring the Full Potential of H.264,” NAB, 2007.
[4] R. Schäfer, T. Wiegand and H. Schwarz, “The Emerging H.264/AVC Standard,” EBU Technical Review, January 2003.
[5] S. D. Kim, J. H. Lee, C. J. Hyun and M. H. Sunwoo, “ASIP Approach for Implementation of H.264/AVC,” Journal of Signal Processing Systems, Vol. 50, No. 1, 2008, pp. 53-67.
[6] P. Harm, et al., “Application Specific Instruction-Set Processor Template for Motion Estimation in Video Applications,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 15, No. 4, April 2005, pp. 508-527.
[7] M. Kumar, M. Balakrishnan and A. Kumar, “ASIP Design Methodologies: Survey and Issues,” 14th International Conference on VLSI Design, Bangalore, 2001.
[8] I. Werda and F. Kossentini, “Analysis and Optimization of UB Video’s H.264 Baseline Encoder if Texas Instrument’s TMS320DM642 DSP,” IEEE International Conference on Image Processing, Atlanta, October 2006.
[9] S. Yang, et al., “A VLSI Architecture for Motion Compensation Interpolation in H.264/AVC,” 6th International Conference on ASIC, shanghai, 2005.
[10] W. Geurts, et al., “Design of Application-Specific Instruction-Set Processors for Multi-Media, Using a Retargetable Compilation Flow,” Proceedings of Global Signal Processing (GSPx) Conference, Target Compiler Technologies, Santa Clara, 2005.
[11] M. A. Benayed, A. Samet and N. Masmoudi, “SAD Implementation and Optimization for H.264/AVC Encoder on TMS320C64 DSP,” 4th International Conference on Sciences of Electronic, Technologies of Information and Telecommunications(SETIT 2007), Tunisia, 25-29 March 2007.
[12] C.-B. Sohn and H.-J. Cho, “An Efficient SIMD-based Quarter-Pixel Interpolation Method for H.264/AVC,” International Journal of Computer Science and Security, Vol. 6, No. 11, November 2006, pp.85-89.

comments powered by Disqus

Copyright © 2020 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.