International Journal of Communications, Network and System Sciences

Volume 2, Issue 6 (September 2009)

ISSN Print: 1913-3715   ISSN Online: 1913-3723

Google-based Impact Factor: 0.66  Citations  h5-index & Ranking

A Low Power and High Speed Viterbi Decoder Based on Deep Pipelined, Clock Blocking and Hazards Filtering

HTML  Download Download as PDF (Size: 692KB)  PP. 575-582  
DOI: 10.4236/ijcns.2009.26064    9,432 Downloads   17,058 Views  Citations
Author(s)

Affiliation(s)

.

ABSTRACT

A high speed and low power Viterbi decoder architecture design based on deep pipelined, clock gating and toggle filtering has been presented in this paper. The Add-Compare-Select (ACS) and Trace Back (TB) units and its sub circuits of the decoder have been operated in deep pipelined manner to achieve high transmission rate. The Power dissipation analysis is also investigated and compared with the existing results. The techniques that have been employed in our low-power design are clock-gating and toggle filtering. The synthesized circuits are placed and routed in the standard cell design environment and implemented on a Xilinx XC2VP2fg256-6 FPGA device. Power estimation obtained through gate level simulations indicated that the proposed design reduces the power dissipation of an original Viterbi decoder design by 68.82% and a speed of 145 MHz is achieved.

Share and Cite:

C. ARUN and V. RAJAMANI, "A Low Power and High Speed Viterbi Decoder Based on Deep Pipelined, Clock Blocking and Hazards Filtering," International Journal of Communications, Network and System Sciences, Vol. 2 No. 6, 2009, pp. 575-582. doi: 10.4236/ijcns.2009.26064.

Cited by

[1] Design of a Data Error Correction System Based on Associative Memory
2017
[2] DESIGN OF VITERBI DECODER FOR UNDERWATER MARINE RECEIVERS USING MULTI-THRESHOLD NULL CONVENTION LOGIC (MTNCL)
2017
[3] Embedded CMOS basecalling for nanopore DNA sequencing
2016
[4] Review on design of less complex, high speed Viterbi decoders for accurate extraction of message bits
2016
[5] Performance Analysis of a Modified MAP Decoder Architecture for Low Power Dissipation
Circuits, Systems, and Signal Processing, 2015
[6] Design and Implementation of High Throughput and Area Efficient Hard Decision Viterbi Decoder in 65nm Technology
VLSI Design and 2014 13th International Conference on Embedded Systems, 2014 27th International Conference on. IEEE, 2014
[7] An Experimental Implementation of Convolution Encoder and Viterbi Decoder by FPGA Emulation
2014
[8] Convolutional Coding And Viterbi Decoding Algorithm
2012
[9] Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA
International Journal of Engineering and Innovative Technology (IJEIT), 2012
[10] Energy Consumption of Co-operative sensor networks
AS Gowda, 2012

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.