Circuits and Systems

Volume 7, Issue 8 (June 2016)

ISSN Print: 2153-1285   ISSN Online: 2153-1293

Google-based Impact Factor: 0.48  Citations  

High Speed and Low Power Architecture for Network Intrusion Detection System

HTML  XML Download Download as PDF (Size: 886KB)  PP. 1324-1333  
DOI: 10.4236/cs.2016.78115    1,459 Downloads   2,278 Views  

ABSTRACT

The tremendous growth in the field of modern communication and network systems places demands on the security. As the network complexity grows, the need for the automated detection and timely alert is required to detect the abnormal activities in the network. To diagnose the system against the malicious signatures, a high speed Network Intrusion Detection System is required against the attacks. In the network security applications, Bloom Filters are the key building block. The packets from the high speed link can be easily processed by Bloom Filter using state- of-art hardware based systems. As Bloom Filter and its variant Counting Bloom Filter suffer from False Positive Rate, Multi Hash Counting Bloom Filter architecture is proposed. The proposed work, constitute parallel signature detection improves the False Positive Rate, but the throughput and hardware complexity suffer. To resolve this, a Multi-Level Ranking Scheme is introduced which deduces the 13% - 16% of the power and increases the throughput to 23% - 30%. This work is best suited for signature detection in high speed network.

Share and Cite:

Brindha, P. and Senthilkumar, A. (2016) High Speed and Low Power Architecture for Network Intrusion Detection System. Circuits and Systems, 7, 1324-1333. doi: 10.4236/cs.2016.78115.

Cited by

No relevant information.

Copyright © 2024 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.