Circuits and Systems

Volume 4, Issue 3 (July 2013)

ISSN Print: 2153-1285   ISSN Online: 2153-1293

Google-based Impact Factor: 0.88  Citations  h5-index & Ranking

System Verification of Hardware Optimization Based on Edge Detection

HTML  Download Download as PDF (Size: 346KB)  PP. 293-298  
DOI: 10.4236/cs.2013.43040    4,987 Downloads   6,785 Views  Citations


Nowadays, digital camera based remote controllers are widely used in people’s daily lives. It is known that the edge detection process plays an essential role in remote controlled applications. In this paper, a system verification platform of hardware optimization based on the edge detection is proposed. The Field-Programmable Gate Array (FPGA) validation is an important step in the Integrated Circuit (IC) design workflow. The Sobel edge detection algorithm is chosen and optimized through the FPGA verification platform. Hardware optimization techniques are used to create a high performance, low cost design. The Sobel edge detection operator is designed and mounted through the system Advanced High-performance Bus (AHB). Different FPGA boards are used for evaluation purposes. It is proved that with the proposed hardware optimization method, the hardware design of the Sobel edge detection operator can save 6% of on-chip resources for the Sobel core calculation and 42% for the whole frame calculation.

Share and Cite:

Niu, X. and Fan, J. (2013) System Verification of Hardware Optimization Based on Edge Detection. Circuits and Systems, 4, 293-298. doi: 10.4236/cs.2013.43040.

Copyright © 2023 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.