A Simple On-Chip Automatic Tuning Circuit for Continuous-Time Filter ()

Chia-Hsiung KAO, Ping-Yu TSAI, I-Fan CHANG

.

**DOI: **10.4236/ijcns.2010.31009
PDF
HTML
6,897
Downloads
12,646
Views
Citations

.

A simple on-chip automatic frequency tuning circuit is proposed. The tuning circuit is modified from voltage-controlled filter (VCF) frequency tuning circuit. We utilize an operational transconductance amplifier and a capacitor to from a single-time constant (STC) circuit which can produce a controllable delay time clock to tune the frequency of the filter. It can efficiently reduce the deviations in the 3 dB bandwidth from the variations of PVT (Process, Voltage and Temperature). The design of the STC circuit is simpler than VCF and it has less chip area. The chip has been implanted using TCMC 0.35 μm CMOS technology and the power consumption is less than 9.05 mW.

Share and Cite:

C. KAO, P. TSAI and I. CHANG, "A Simple On-Chip Automatic Tuning Circuit for Continuous-Time Filter," *International Journal of Communications, Network and System Sciences*, Vol. 3 No. 1, 2010, pp. 66-71. doi: 10.4236/ijcns.2010.31009.

A simple on-chip automatic frequency tuning circuit is proposed. The tuning circuit is modified from voltage-controlled filter (VCF) frequency tuning circuit. We utilize an operational transconductance amplifier and a capacitor to from a single-time constant (STC) circuit which can produce a controllable delay time clock to tune the frequency of the filter. It can efficiently reduce the deviations in the 3 dB bandwidth from the variations of PVT (Process, Voltage and Temperature). The design of the STC circuit is simpler than VCF and it has less chip area. The chip has been implanted using TCMC 0.35 μm CMOS technology and the power consumption is less than 9.05 mW.

1. Introduction

Analog continuous-time filters [1] are popular in various application, such as video and audio signal processing, ADC, mobile phone, hard disk reading channels, CDROM, etc. Recently, the Gm-C filters are widely used in the CMOS technology. The Gm-C filters have higher frequency and flexibility than other analog filter types. However, their performances vary with process and environment variations. The frequency response of analog continuous-time filters is determined by resistors, capacitors or transconductors. However, the process variation, temperature drift and aging, make the integrated RC time constants vary about 30% [2,3]. At extreme conditions, the maximum frequency response deviations could be up to 50% [4]. To achieve the desired filter performance, an on-chip automatic tuning scheme is usually required [5–14].

Many kinds of frequency automatic-tuning methods are derived from phase locked loop (PLL) for analog filters, such as sinusoidal oscillator based PLL tuning circuit, voltage-controlled filter (VCF) tuning circuit and etc [1,5,6,13]. The drawbacks of the sinusoidal oscillator based PLL tuning are large size and hard to design. As to the voltage-controlled filter tuning circuit, the power consumption is high and the reference clock needs to be a pure sine wave. According to the aforementioned, we try to make the tuning circuit have following advantages: simplicity, small chip area, good matching with the filter and less power consumption.

In the following sections, Section 2 presents the proposed tuning circuit and the Gm-C filter and the experimental results are discussed in Section 3. Section 4 summarizes the conclusions of this paper.

2. The Proposed Tuning Circuit and the Gm-C Filter

2.1. The Operation of Proposed Tuning Mechanism

Figure 1 shows the proposed tuning circuit scheme. Firstly, the frequency tuning circuit is modified from voltage-controlled filter (VCF) frequency tuning circuit. We replace VCF by a single-time-constant (STC) circuit and the input signal could be square wave. The function of STC is to produce a delay clock which the delay can be controlled. The phase difference will make the charge pump (CP) produce a control voltage. The phase difference is 45° between the reference clock and the output of the voltage comparator. The tuning circuit depends on the constant phase difference to tune the slave filter. Finally, it generates the control voltage after the voltage signal is filtered by the low pass filter (LPF).

Next, we discuss the STC circuit. The STC circuit consists of a tunable OTA, as shown in Figure 2, and a capacitor. We use the tunable OTA to simulate a variable resistance, and we obtain a STC circuit by connecting the OTA with a capacitor.

Figure 1. The block diagram of tuning circuit. (PD: Phase Detector, CP: Charge Pump, LPF: Low Pass Filter).

Figure 2. The STC circuit.

Figure 3. (A) Reference clock (B) STC output wave with three different Vc.

Figure 4. (A) Reference clock (B) The output of the STC circuit (C) The output of the voltage comparator (D) The output of the PD.

The transfer function of the STC is

(1)

(2)

If we input a reference clock, the STC will output a pseudo-triangular wave. The output wave of the STC circuit with three different control voltages V_{c} are shown in Figure 3.

When we input a reference clock with amplitude ± V_{D} as shown in Figure 4(A), the STC circuit will output a pseudo-triangular wave with amplitude ± V_{a} as shown in Figure 4(B). The pseudo-triangular wave is symmetrical with respect to the zero voltage. We will use a voltage comparator which is referenced at the zero voltage, so it will produce a clock with a delay time, t', as shown in Figure 4(C). We can find out the relation between the delay time and the time constant, τ, of the pseudo-triangular wave.

From Figure 4(B), it can be derived that the relation between t' and τ is:

(3)

(4)

Figure 5. t'/T VS T/τ.

Figure 6. Charge and discharge current.

Figure 7. The structure of proposed tuning circuit ((1): STC circuit, (2): Voltage comparator, (3): Phase Detector, (4): Charge Pump, (5): Low Pass Filter).

Figure 5 is the curve of Equation (3). If we choose t'/T = 1/8, then α = 0.776. When T = 10MHz, the critical frequency of the STC is 7.76MHz.

Conflicts of Interest

The authors declare no conflicts of interest.

[1] | Y. P. Tsividis, “Integrated continuous-time filter design - an overview,” IEEE Journal Solid-State Circuits, Vol. 29, No. 3, pp. 166–176, March 1994. |

[2] | M. Abo and P. R. Gray, “A 1.5 V, 10-bit, 14 MS/s CMOS pipeline analog-to-digital converter,” IEEE Journal Solid- State Circuits, Vol. 34, No. 5, pp. 599–606, May 1999. |

[3] | L. Maurer, W. Schelmbauer, H. Pretl, B. Adler, A. Springer, and R. Weigel, “On the design of a continuous-time channel select filter for aZero-IF UMTS receiver,” IEEE Conference Vehicular Technology, Vol. 1, pp. 650–654, May 2000. |

[4] | M. Durham, W. Redman-White, and J. B. Hughes, “High-linearity continuous-time filter in 5-V VLSI CMOS,” IEEE Journal Solid-State Circuits, Vol. 27, No. 9, pp. 1270–1276, September 1992. |

[5] | J. Silva-Martinez, M. S. J. Steyaert, and W. Sansen, “A 10.7-MHz 68-dB SNR CMOS continuous-time filter with on-chip automatic tuning,” IEEE Journal Solid-State Circuits, Vol. 27, No. 12, pp. 1843–1853, December 1992. |

[6] | T. H. Teo, E.-S. Khoo, and D. Uday, “Fifth order low-pass transitional Gm-C filter with relaxation oscillator frequency tuning circuit,” IEEE Conference Electron Devices and Solid-State Circuits, pp. 229–232, December 2003. |

[7] | D. Johns and K. Martin, “Analog integrated circuit design,” John Wiley & Sons on Canada, 1997. |

[8] | S. Szczepanski and S. Koziel, “A 3.3 V linear fully balanced CMOS operational transconductance amplifier for high-frequency applications,” IEEE Conference Circuits and Systems for Communications, pp. 38–41, June 2002. |

[9] | H. Traff, “Novel approach to high speed CMOS current comparators,” Electronics Letters, Vol. 28, No. 3, pp. 310–312, January 1992. |

[10] | H. T. Bui, A. K. Al-Sheraidah, Y. K. Wang, “New 4-transistor XOR and XNOR designs,” IEEE Asia Pacific Conference ASICs, pp. 25–28, August 2000. |

[11] | W. Rhee, “Design of high-performance CMOS charge pumps in phase-locked loops,” IEEE International Symposium Circuits and Systems, Vol. 2, pp. 545–548, June 1999. |

[12] | K. Su, “Analog filters,” Second Edition, Kluwer Academic Publishers, 2001. |

[13] | Y. P. Tsividis, “Design considerations for high-frequency continuous-time filters and implementation of an antialiasing filter for digital video,” IEEE Journal Solid- State Circuits, Vol. 25, No. 6, pp. 1368–1378, December 1990. |

[14] | V. Agarwal and S. Sonkusale, “A PVT independent subthreshold Constant-Gm stage for very low frequency applications,” IEEE International Symposium Circuits and Systems, pp. 2909–2912, May 2008. |

Journals Menu

Contact us

+1 323-425-8868 | |

customer@scirp.org | |

+86 18163351462(WhatsApp) | |

1655362766 | |

Paper Publishing WeChat |

Copyright © 2024 by authors and Scientific Research Publishing Inc.

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.