An Analytical Approach for Fast Automatic Sizing of Narrow-Band RF CMOS LNAs with a Capacitive Load

Jin Young Choi

Electronic & Electrical Engineering Department, Hongik University, Jochiwon,South Korea.

DOI: 10.4236/cs.2012.34045                

Abstract

We introduce a fast automatic sizing algorithm for a single-ended narrow-band CMOS cascode LNA with a capacitive load based on an analytical approach without any optimization procedure. Analytical expressions for principle parameters are derived based on an ac equivalent circuit. Based on the analytical expressions and the power-constrained noise optimization criteria, the automatic sizing algorithm is developed. The algorithm is coded using Matlab, which is shown capable of providing a set of design variable values within seconds. One-time Spectre simulations assuming usage of a commercial 90 nm CMOS process are performed to confirm that the algorithm can provide the aimed first-cut design with a reasonable accuracy for the frequency ranging up to 5 GHz.

Keywords

Automatic Synthesis; Analytical Approach; CMOS LNA; Narrow Band; Cascode

Conflicts of Interest

The authors declare no conflicts of interest.

References

[1]	K. Muhammad, R. B. Staszewski and D. Leipold, “Digital RF Processing: Toward Low-Cost Reconfigurable Radios,” IEEE Communications Magazine, Vol. 43, No. 8, 2005, pp. 105-113. doi:10.1109/MCOM.2005.1497564
[2]	A. A. Abidi, “The Path to the Software-Defined Radio Receiver,” IEEE Journal of Solid-State Circuits, Vol. 42, No. 5, 2007, pp. 954-966. doi:10.1109/JSSC.2007.894307
[3]	G. Zhang, A. Dengi and L. R. Carley, “Automatic Synthesis of A 2.1 GHz SiGe Low Noise Amplifier,” Proceedings of IEEE Rado Frequency Integrated Circuits Symposium, Seattle, 2-4 June 2002, pp. 125-128.
[4]	M. Chu and D. J. Allstot, “An Elitist Distributed Particle Swarm Algorithm for RF IC Optimization,” Proceedings of Asia South Pacific Design Automation Conference, Shanghai, 18-21 January 2005, pp. 671-674.
[5]	P. Vancorenland, C. De Ranter, M. Steyaert and G. Gielen, “Optimal RF Design Using Smart Evolutionary Algorithms,” Proceedings of Design Automation Conference, Los Angeles, 4-8 June 2000, pp. 7-10.
[6]	G. Tulunay and S. Balk?r, “A Compact Optimization Methodology for Single-Ended LNA,” Proceedings of IEEE International Symposium Circuits and Systems, Geneva, 23-26 May 2004, pp. 273-276.
[7]	T.-K. Nguyen, C.-H. Kim, G.-J. Ihm, M.-S. Yang and S.-G. Lee, “CMOS Low-Noise Amplifier Design Optimization Techniques,” IEEE Transactions on Microwave Theory and Technique, Vol. 52, No. 5, 2004, pp. 1433-1442. doi:10.1109/TMTT.2004.827014
[8]	G. Tulunay and S. Balkir, “Automatic Synthesis of CMOS RF Front-Ends,” Proceedings of IEEE International Symposium Circuits and Systems, Island of Kos, 21-24 May 2006, pp. 625-628.
[9]	A. Nieuwoudt, T. Ragheb and Y. Massoud, “SOC-NLNA: Synthesis and Optimization for Fully Integrated Narrow-Band CMOS Low Noise Amplifiers,” Proceedings of Design Automation Conference, San Francisco, 24-28 July 2006, pp. 879-884.
[10]	W. Cheng, A. J. Annema and B. Nauta, “A Multi-Step P-Cell for LNA Design Automation,” Proceedings of IEEE International Symposium Circuits and Systems, Seattle, 18-21 May 2008, pp. 2550-2553.
[11]	J. Y. Choi, “An Aanalytical Approach for Fast Automatic Sizing of Narrow-Band RF CMOS LNAs,” Circuits and Systems, Vol. 3, No. 2, 2012, pp. 136-145. doi:10.4236/cs.2012.32018
[12]	T. H. Lee, “The Design of CMOS Radio-Frequency Integrated Circuits,” 2nd Edition, Cambridge University Press, Cambridge, 2004.
[13]	“BSIM4.5.0 MOSFET Model, User’s Manual,” University of California, Berkeley, 2004.