Optical Arithmetic Operation Using Optical Demultiplexer

Using Terahertz Optical Asymmetric Demultiplexer (TOAD) based switch we have designed all-optical parallel half adder and full adder. The approach to design this all-optical arithmetic circuit not only enhances the computational speed but also is capable of synthesizing light as input to produce desire output. The main advantage of parallel circuit is synchronization of input which is not required. All the circuits are designed theoretically and verified through numerical simulations.


Introduction
Nowadays high speed all-optical logic gates are crucial devices in optical networks because they execute essential signal processing function such as switching regeneration and header recognition processing in photonic switching nodes.A revolution has been brought about in all-optical information processing system with the help of the discovery of ultra high speed all-optical switches based on cross phase modulation (XPM) [1]- [4].Among different optical switches, the terahertz optical asymmetric demultiplexer (TOAD)/semiconductor optical amplifier (SOA)-assisted Sagnac gate effectively combines fast switching time, high repetition rate, and low power consumption [5]- [10].In this paper we propose and describe the all-optical parallel half adder and full adder using TOAD based all-optical switches.We have utilized both the transmitted and reflected port of the device.

Operation of TOAD Based Switch
The basic design of TOAD based switch is shown in Figure 1 [11] [12].Here a nonlinear element (NLE) is placed asymmetrically in a loop.The coon NLE is semiconductor optical amplifier (SOA).In this paper, we have tried to use the output from both the transmitting and reflecting mode of the device.The output power at upper and lower can be expressed as [13]- [15] ( ) , G t G t is the power gain.The time-dependent phase difference between clockwise (CW) and counter clockwise (CCW) pulses [13] is G t G t with α being the line-width enhancement factor.
In the absence of a control signal, data signal (incoming signal) enters the fiber loop, pass through the SOA at different times as they counter-propagate around the loop, and experience the same unsaturated small amplifier gain G ss , and recombine at the input coupler i.e.G ccw ≈ G cw .Then, 0 ϕ ∆ ≈ and expression for .It shows that data is reflected back toward the source.When a control pulse is injected into the loop, it saturates the SOA and changes its index of refraction.The gain of SOA decreases rapidly [13]- [15].As a result, the two counter-propagation data signal will experience a differential gain saturation profiles i.e.   values can be obtained from the Equation ( 2).The energy of the control pulse is ten times greater than that of the incoming pulse.A filter may be used at the output of TOAD based switch to reject the control and pass the incoming pulse.The schematic diagram of TOAD based switch is shown in Figure 2.  Hence, Sum = ( )

All-Optical Parallel Half Adder
and Cout = AB.In this way addition of any two bit number can be done with this circuit.

All-Optical Parallel Full Adder
A full adder circuit adds three one-bit binary numbers (A, B, and C) and gives the output of two one-bit binary numbers, a sum (S) and a carry (Cout).The operational principle of all-optical parallel full-adder is explained in Figure 4. To implement this circuit, we use TOAD-based switches namely, T1 to T9.There are 8 different input combinations for implementing triple input binary logic.
Depending on the state of input variables (A, B, and C) output of the corresponding circuit is obtained from BC2 for Carry Out and BC3 for Sum, respectively.The advantage of this circuit is no synchronization among the inputs are required which was compulsory for other previously designed full adders, it is a fully parallel circuit.Eight Cases are described below in detail.
CASE 1: When A = 0, B = 0 and C = 0. Light from the Pin is incident on switch T1, T2, T3.As the control signal A, B, C is absent light emerges through the lower channel of T1, T2 and T3 as T12 = 1, T22 = 1 and T32 = 1 respectively.T21 = 0, T22 = 1 and T31 = 0 falls on lower channel of T4, T5 and T8 respectively and T11 = 0, T12 = 1 and Pin falls on upper channel of T4, T5 and T8 respectively, produces output as T41 = 0, T42 = 0, T52 = 0 and T81 = 0. Now T42 and T52 feed to BC1 to get output as X = 0. Again, X is applied on upper and lower channel of switch T6 and T7 as input respectively, also T41 is applied on lower channel of T9 and T81 is applied on lower and upper channel of switch T6 and T7 as input respectively and Pin is applied on upper channel of T9 Hence, T91 = 0. Switch T6 produces output as X2 = 0 from its upper channel and X3 = 0 from its lower channel.Switch T7 produces output X4 = 0 from its upper channel and X5 = 0 from its lower channel.Now X3 and X5 is combined using BC3 to produce output Sum = 0. X2 and T91 is combined using BC2 to produce Cout = 0. CASE 2: When A = 0, B = 0 and C = 1.Light emerges out from X5 only i.e., from lower output channel of switch T7.So, T91, X3 and X2 becomes 0. Hence Sum = 1 (X3 + X5) and Cout = 0 (T91 + X2).In this way addition of any three bit number can be done with this circuit.

Simulated Results
The parameters used in this simulation are taken from the literature survey of different research papers [10] [13]- [15].The values of different parameters as : unsaturated amplifier gain of the SOA (G ss ) = 30 dB, gain recovery time of SOA (τ e ) = 90 ps, saturation energy of the SOA (E sat ) = 700 fJ, eccentricity of the loop (T asym ) = 30 ps, line-width enhancement factor (α) = 6, full width at half maximum of control pulse (σ) = 6 ps, bit period (T c ) = 100 ps, and a control pulse energy (E cp ) = 70 fJ so that the operational conditions are satisfied.The simulated input and output waveforms of half adder are shown in Figure 5 and Figure 6, respectively.The simulated input and output waveforms of full adder are shown in Figure 7 and Figure 8, respectively.

Conclusion
In this paper, we have reported parallel all-optical half adder and full adder.Here, in this proposed scheme, the significant advantage is that the proposed circuit can perform addition operations, which are all-optical in nature.This theoretical model has been verified through numerical simulation.

.
Therefore they recombine at the input coupler, and then π ϕ ∆ ≈ − the data will exit from the upper port i.e.

Figure 1 .
Figure 1.A TOAD based optical switch with single control pulse (CP), where SOA: Semiconductor optical amplifier, CW: Clockwise pulse, CCW: Counterclockwise pulse and Δx: asymmetric distance.

AFigure 2 .
Figure 2. The schematic diagram of TOAD based switch.

Figure 5 .
Figure 5. Simulated input waveforms of parallel half adder, where power (Watt) is along the y-axis whereas time (ps) is along the x-axis.

Figure 6 .
Figure 6.Simulated output waveforms of parallel half adder, where power (Watt) is along the y-axis whereas time (ps) is along the x-axis.

Figure 7 .
Figure 7. Simulated input waveforms of parallel full adder, where power (Watt) is along the y-axis whereas time (ps) is along the x-axis.

Figure 8 .
Figure 8. Simulated output waveforms of parallel full adder, where power (Watt) is along the y-axis whereas time (ps) is along the x-axis.