Share This Article:

Comparative Study and Analysis of Performances among RNS, DBNS, TBNS and MNS for DSP Applications

Abstract Full-Text HTML XML Download Download as PDF (Size:2739KB) PP. 49-65
DOI: 10.4236/jsip.2015.62005    3,094 Downloads   3,562 Views   Citations

ABSTRACT

This paper presents a comparative study of the performances of arithmetic units, based on different number systems like Residue Number System (RNS), Double Base Number System (DBNS), Triple Base Number System (TBNS) and Mixed Number System (MNS) for DSP applications. The performance analysis is carried out in terms of the hardware utilization, timing complexity and efficiency. The arithmetic units based on these number systems were employed in designing various modulation schemes like Binary Frequency Shift Keying (BFSK) modulator/demodulator. The analysis of the performance of the proposed modulator on above mentioned number systems indicates the superiority of other number systems over binary number system.

Conflicts of Interest

The authors declare no conflicts of interest.

Cite this paper

Roy, R. , Datta, D. , Bhagat, S. , Saha, S. and Sinha, A. (2015) Comparative Study and Analysis of Performances among RNS, DBNS, TBNS and MNS for DSP Applications. Journal of Signal and Information Processing, 6, 49-65. doi: 10.4236/jsip.2015.62005.

References

[1] Chiang, C.-L. and Johnsson, L. (1983) Residue Arithmetic and VLSI. IEEE International Conference on Computer Design: VLSI in Computers (ICCCD’83), New York, 31 October-3 November 1983, 80-83.
[2] Abdelfattah, O. (2011) Data Conversion in Residue Number System. Department of Electrical & Computer Engineering, McGill University, Montreal.
[3] Dimitrov, V.S., Jullien, G.A. and Miller, W.C. (1999) Theory and Application of the Double-Base Number System. IEEE Transactions on Computers, 48, 1098-1106. http://dx.doi.org/10.1109/12.805158
[4] Dimitrov, V.S., Sadeghi-Emamchaie, S., Jullien, G.A. and Miller, W.C. (1996) Near Canonic Double-Based Number System (DBNS) with Application in Digital Signal Processing. Proceedings SPIE Conference on Advanced Signal Processing, 4 August 1996, 14-25.
http://dx.doi.org/10.1117/12.255433
[5] Eskritt, J., Muscedere, R., Jullien, G.A., Dimitrov, V.S. and Miller, W.C. (2000) A 2-Digit DBNS Filter Architecture. IEEE Workshop on Signal Processing Systems, Lafayette, 11-13 October 2000, 447-456.http://dx.doi.org/10.1109/SIPS.2000.886743
[6] Jullien, G.A., Dimitrov, V.S., Li, B., Miller, W.C., Lee, A. and Ahmadi, M. (1999) A Htbrid DBNS Processor for DSP Computation. Proceedings International Symposium on circuits and Systems, ISCAS’99, July 1999, 5-8.
[7] Chakraborty, A. and Sinha, A. (2011) Conversion of Binary to Single-Term Triple Base Numbers of DSP Applications. ACM SIGARCH Computer Architecture News, 39, 5-11.
[8] Maitra, S. and Sinha, A. (2007) A Single Digit Triple Base Number System—A New Concept for Implementing High Performance Multiplier Unit for DSP Applications. 6th international Conference on Information, Communications & Signal Processing, Singapore, 2007, 1.
[9] Ghosh, A., Singha, S. and Sinha, A. (2010) A Novel Architecture of Mixed Number System MAC Unit for Digital signal Processors. International Journal of computer Science and Communication (IJCSC), 1, 175-179.
[10] Ghosh, A., Singha, S. and Sinha, A. (2012) A New Architecture for FPGA Implementation of a MAC Unit for Digital signal Processors using Mixed number System. ACM SIGARCH Computer Architecture News, 40, 33-38.http://dx.doi.org/10.1145/2234336.2234342
[11] Kundu, P.P., Bandyopadhyay, O. and Sinha, A. (2008) An Efficient Architecture of RNS Based Wallace Tree Multiplier for DSP Application. IEEE, Circuits and Systems, 2008. MWSCAS 2008. 51st Midwest Symposium on IEEE, 2008, 221-224.
[12] Pemmaraju, V. and Mohan, A. (2007) RNS-to-Binary Converter for a New Three-Moduli {Set 2n+1 1; 2n; 2n﹣1}. IEEE Transactions on Circuits and Systems—II: Express Briefs, 54, 775-779.
[13] Mukherjee, M. and Sinha, A. (2010) A Novel Architecture for Conversion of Binary to Single Digit Double Base Numbers. ACM SIGARCH Computer Architecture News, 38, 1-6.
http://dx.doi.org/10.1145/1978907.1978909
[14] Singha, S., Ghosh, A. and Sinha, A. (2011) A New Architecture for FPGA based Implementation of Conversion of Binary to Double Base Number System (DBNS) Using Parallel Search Technique. ACM SIGARCH Computer Architecture News, 39, 12-18.
[15] Muscedere, R., Jullien, G.A., Dimitrov, V.S. and Miller, W.C. (2005) Efficient Techniques for Binary-to-Multidigit Multidimensional Logarithmic Number System Conversion Using Range-Addressable Look-Up Tables. IEEE Transactions on Computers, 64, 257-269.
[16] Muscedere, R., Dimitrov, V.S., Jullien, G.A., Miller, W.C. and Ahmadi, M. (2000) On Efficient Techniques for Difficult Operations in One and Two-Digit DBNS Index Calculus. Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers, 2, 870-874.
http://dx.doi.org/10.1109/ACSSC.2000.910637
[17] Sinha, A., Maitra, S., Sinha, P., Newton, K. and Mukherjee, K. (2008) Triple Based Number Systems—A Novel Concept for Preformance Enhancement of Digital Signal Processor. TENCON 2008 IEEE Region 10 Conference, Hyderabad, 19-21 November 2008, 1-5.

  
comments powered by Disqus

Copyright © 2019 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.