Circuits and Systems

Circuits and Systems

ISSN Print: 2153-1285
ISSN Online: 2153-1293
www.scirp.org/journal/cs
E-mail: cs@scirp.org
"Experimental Demonstration of gm/ID Based Noise Analysis"
written by Jack Ou, Pietro M. Ferreira, Jui-Chu Lee,
published by Circuits and Systems, Vol.5 No.4, 2014
has been cited by the following article(s):
  • Google Scholar
  • CrossRef
[1] A Design of 45nm Low Jitter Charge Pump Phase-Locked Loop Architecture for VHF and UHF Fields
2022
[2] Uma técnica de polarização para um comparador de corrente CMOS
2022
[3] High accuracy potentiostat with wide dynamic range and linearity
AEU-International Journal of Electronics …, 2021
[4] Design framework for inverter cascode transimpedance amplifier using Gm/ID based PSO applying design equations
AEU-International Journal of Electronics …, 2021
[5] Design technique for regulated cascode transimpedance amplifier using Gm/ID methodology
2020
[6] Conception Optimale et Instrumentation Intégrée pour les Environnements Sévères
2019
[7] Analysis and circuit sizing performance of a differential amplifier using HPSO algorithm
2019
[8] Automated sizing of low-noise CMOS analog amplifier using ALCPSO optimization algorithm
Journal of Taibah University for Science, 2017
[9] Automated Design of Low-Noise High-Gain CMOS Two-stage Operational Amplifier via Thermal Noise Optimization Methodology
2017
[10] Low-noise CMOS differential-amplifier design using automated-design methodology
2017
[11] Analysis and optimization of noises of an analog circuit via PSO algorithms
Microsystem Technologies, 2017
[12] Design and analysis of folded cascode OTAs using Gm/Id methodology based on flicker noise reduction
Analog Integrated Circuits and Signal Processing, 2015
[13] A $ g_ {m}/I_ {D} $-Based Noise Optimization for CMOS Folded-Cascode Operational Amplifier
2014
[14] A gm/ID Based Noise Optimization for CMOS Folded-Cascode Operational Amplifier
J Ou, PM Ferreira - ieeexplore.ieee.org, 2014
[15] A -Based Noise Optimization for CMOS Folded-Cascode Operational Amplifier
2014
[16] Diseño de un circuito de rechazo de rizado para un amplificador chopper de señales neuronales con voltaje de alimentación menor a 1v
Free SCIRP Newsletters
Copyright © 2006-2024 Scientific Research Publishing Inc. All Rights Reserved.
Top