Received 7 March 2016; accepted 16 April 2016; published 19 April 2016
1. Introduction
Multi-output DC-DC converters have become very popular recently and they are particularly used in many portable and handheld consumer applications. Portable devices use sub-modules which have different voltage requirements. Their small-size and light-weight make them very attractive and the cost is also optimized. Traditionally, isolated transformer-based multi-output DC-DC converters were widely employed to provide multiple output voltages. However, they are relatively bulky due to the presence of the reactive components. The single- inductor multi-output DC-DC converters were developed to effectively reduce the hardware required for providing multiple output voltages. The converters provide more than one output while requiring only one inductor and this helps in saving board space and reducing the overall cost. Multi-output converters apart from requiring buck and boost outputs also sometimes require a negative supply voltage as in an OLED display panel application. Hence it becomes necessary that the single converter supplies all the three types of voltages, step-down, step-up and a negative output simultaneously. Various such configurations have been discussed in literature [1] - [12] . Predictive control of DC-DC converters has been discussed in [13] - [16] . A Single-Inductor converter with all types, buck, boost and inverted outputs (SIBBI) has been proposed in [12] and is shown in Figure 1.
The inductor is initially charged by making S0 ON. When S0 is opened, S1 is closed and the inductor charges the boost output V1. The inductor current is allowed to become zero after which the boost output charges the inductor in the opposite direction through the body diode of the switch S1 and through the supply. Thus power is returned back to the supply for the sake of charging the inductor in the reverse direction. When the switch S1 is opened, S2 is closed and the stored energy in the inductor is partly transferred to the negative output V2. When S2 is opened, S3 is closed and power is transferred to the buck output V3 through the inductor L. This converter while providing all the three types of outputs has the problem that there is a reverse power flow from the load to the supply to generate the inverted output. This increases the ripple since the current has to pass through zero, twice in a cycle. The cycle time and losses are also increased.
The problems mentioned above are overcome in the proposed converter with reduced number of switches as shown in Figure 2. The converter is capable of generating buck, boost and inverted outputs simultaneously. The single inductor is split into two separate inductors L1 and L2 in the proposed converter. V1 is the boost output, V2 is the inverted output and V3 is the buck output. C1, C2, and C3 are the output filter capacitors to the outputs V1, V2, and V3, respectively, where R1, R2 and R3 are the corresponding loads. These three outputs are achieved by using two inductors (L1, L2) with three switches (S0, S1 and S2). In the proposed configuration, the voltage levels of all three outputs can be adjusted by varying the duty cycles of switches S0, S1, and S2. S0 is ON for the time dTs, S1 is ON for the time d2Ts and S2 is ON for the time d1Ts in every cycle where Ts is the cycle time period. The inductor L1 is charged through switch S0 during dTs and simultaneously L2 and the buck output is powered through switch S2 for duration of d1Ts. Once S0 is turned OFF, D1 turns ON to drive the inverted output (V2) for the rest of the cycle if V2 is operating in continuous conduction mode. When switch S2 is turned off, S1 is turned ON to store additional energy required by the boost output in the inductor for duration of d2Ts. When S1 is turned off, the stored energy in the inductor L2 is transferred to the boost output V1 through diode D3 for the balance duration d3Ts.
![]()
Figure 1. Converter with buck, boost, inverted outputs.
![]()
Figure 2. Proposed converter with buck, boost, inverted output.
If the converter is operating in discontinuous conduction mode, the cycle repeats after a dead time. For operation in continuous conduction mode, the inductor current reaches its steady-state minimum value at the end of d3Ts. There are five modes of operation in the converter. The inductor current waveforms are shown in Figure 3 for discontinuous operation mode of buck and boost outputs.
2. Modes of Operation
The equivalent circuits during the modes are shown in Figures 4(a)-(d).
2.1. Mode 1
Initially, at the beginning of the cycle, the switches S0 and S2 are turned ON and the inductors L1 and L2 are charged simultaneously for duration of dTs and d1Ts respectively. During the charging of the inductor L2, the buck output is also simultaneously fed power.
2.2. Mode 2
In mode 2, the switch S0 is turned OFF and the diode D1 becomes forward biased and starts conducting. The energy stored in the inductor L1 is discharged through D1 (i.e. the current flows from inductor L1 through D1) to drive the inverted output for the balance duration in the cycle.
2.3. Mode 3
In this mode, the switch S2 is turned OFF when the requirement of buck output is met. The switch S1 is turned ON to further charge inductor L2 since the boost output may require more energy than what is already stored in the inductor L2 to produce the required output voltage.
2.4. Mode 4
When switch S1 is turned OFF, the stored energy in the inductor L2 is completely transferred to the boost output through diode D3 till the current becomes zero.
2.5. Mode 5
After a dead time given by
, the cycle repeats.
The modes of operation for the continuous conduction mode are similar to the above with the difference that
![]()
Figure 3. Inductor current waveforms of L1 and L2 (DCM).
![]()
Figure 4. (a) Equivalent circuit for Mode 1. (b) Equivalent circuits for Modes 2. (c) Equivalent circuits for Mode 3. (d) Equivalent circuits for Mode 4.
that the current starts from a value of “m” in the beginning of the cycle and at the end of the cycle, it again reaches “m” (at steady state). The inductor current waveforms are shown in Figure 5.
3. Steady State Analysis and Design
3.1. Discontinuous Conduction Mode (DCM)―Figure 3
During Mode 1, from volt-second balance of inductor L2,
![]()
Figure 5. Inductor current waveforms of L1, L2 (CCM).
,
(1.1)
From capacitor charge-balance considerations,
, or
(1.2)
During Mode 2, the inductor current rises from “m” to “n”. Applying volt-second balance
(1.3)
During Mode 3, the current falls from “n” to zero. Applying volt-second balance for the inductor L2,
(1.4)
Applying charge balance consideration to the boost output,
or 
(1.5)
For discontinuous conduction mode operation, the dead time gives an additional degree of freedom which helps to achieve a unique solution. If the dead time is chosen as 5%, the sum of the three duty cycles d1, d2 and d3 would be 0.95 which is a required design equation.
![]()
(1.6)
Since ![]()
is considered as one variable, there are 6 variables, “d1”, “d2”, “d3”, “m”, “n” and “a” and six equations from (1.1) to (1.6). Hence an unique solution can be obtained. Knowing “a” and choosing Ts, L2 can be obtained. The negative output is from a buck-boost converter whose output voltage (for continuous conduction) is
![]()
(1.7)
The inductor value L1 can be obtained based on ripple considerations. Assuming a permitted inductor ripple current of “r” % of the rated current,
![]()
(1.8)
From volt-second balance of inductor L1,
![]()
(1.9)
From (1.7), (1.8) and (1.9),
![]()
(1.10)
From (1.10), L1 can be obtained for a permitted ripple “r”. As a design example, the specifications for a chosen converter is shown in Table 1. The corresponding design parameters are obtained from Equations (1.1) to (1.10) above. The value of “a” is obtained as “1” and choosing a switching frequency of 50 KHz, the time period is 20uS and the inductance value L2 is obtained as 20 uH. Inductance value L1 is found to be 141 uH. The duty cycles are found to be d1 = 0.535, d2 = 0.053 and d3 = 0.365.
3.2. Range of Operation
While the buck output is supplied, the inductor is also charged along with it. The energy stored in the inductor at the end of the buck operation may not be adequate for supplying the boost output and additional charging may be required for the time duration d2Ts. The condition for this is obtained as follows:
For d2 to exist, n should be greater than “m” and![]()
. From (1.1) and (1.2)
![]()
(1.11)
From (1.4) & (1.5),
![]()
(1.12)
For ![]()
, using (1.11) and (1.12) and simplifying,
![]()
is the required condition, where ![]()
and ![]()
are the load power and load current of the ith output .
3.3. Continuous Conduction Mode (CCM)―Figure 5
From volt-second considerations of inductor L2,
![]()
(1.13)
![]()
(1.14)
![]()
(1.15)
From output capacitor charge balance considerations,
![]()
(1.16)
![]()
(1.17)
![]()
(1.18)
![]()
Table 1. Specifications of converter.
There are 7 variables, “d1”, “d2”, “d3”, “m”, “n”, “p”, “Ts/L” and six equations from (1.13) to (1.18). Since there are 6 equations for 7 variables, there is no unique solution and several solutions are possible. For higher values of “m”, the average current to each output increases and ripple decreases, Ts/L2 would decrease and L2 would increase for particular Ts. The solution can be obtained from any iterative software and a typical solution for a switching frequency of 50 KHz is L1 as 141 µH, L2 as 87 µH, d1 as 0.52, d2 as 0.09 and d3 as 0.39. The simulation of the system was done using PSIM software with the specifications of the converter as given in Table 1. The simulation waveforms for the inductor currents, switch currents and output voltages for the converter are shown in Figures 6(a)-(e) for discontinuous conduction mode. The waveforms for continuous conduction mode are shown in Figures 7(a)-(f).
4. Control through Duty Cycle Estimation
The control strategy followed in this paper is based on the approaches suggested by Zhonghan Shert et al. in [16] and Chen in [13] . The valley current measured at the beginning of the present cycle and the duty cycles of the present cycle are used to predict the valley current at the beginning of the next cycle. This information along with the outputs of the voltage regulators (corresponding to the different outputs) are used as input information, to estimate the duty cycles for the next cycle. In the method suggested in [16] , to simplify the equations, the authors have assumed that the inductor ripple current is small. In the proposed method, since we are directly determining the currents at every switching transition analytically, we are able to solve the equations exactly and hence this constraint of small ripple current is redundant and the control works even for smaller inductances with larger ripples. This is shown in Figure 8(i) where the waveforms are shown for an inductor value of 7.5 µH instead of 30 µH. The prediction part of the control is limited to determining the current at the beginning of the next cycle from the present duty cycle and current information.
The output of the PI voltage regulator for a particular output indicates the demanded current and this must
![]()
Figure 6. (a) Inductor current L1 (Amps) in DCM Vs time. (b) Inductor current L2 (Amps) in DCM Vs time. (c) Switch current S0 (Amps) in DCM Vs time. (d) Switch current S0 (Amps) in DCM Vs time. (e) Output Voltages.
![]()
Figure 7. (a) Inductor current (Amps) of L1 in CCM Vs time (V1 = 24 V, V2 = −5 V, V3 = 5 V). (b) Inductor current (Amps) of L2 in CCM Vs time. (c) Switch current (Amps) of S0 in CCM Vs time. (d) Switch current (Amps) of S1 in CCM Vs time. (e) Switch current (Amps) of S2 in CCMVs time. (f) Output Voltage (Volts) in CCM Vs time (V1 = 24 V, V2 = −5 V, V3 = 5 V).
relate to the overall average inductor current during the period when power is discharged in to the particular buck/boost output. Using this property, the duty cycles for the different modes are estimated. The duty cycles of the different modes are predicted based on the present duty cycles and the current demand of the two outputs. The actual (valley) current at the beginning of the cycle is measured and this corresponds to the value of “m” in the equations (1.13) to (1.18) discussed above. The current “m” is typically measured with an analog-digital converter like TLC1541. Multiple current measurements are not required and only one sample is required at the beginning of a full time period. Alternatively, a current mirror concept can also be used. The buck and boost outputs are compared with their set points and the error signals are passed through PI regulators. The output of the regulators for the buck and boost outputs are denoted as ![]()
and ![]()
in the equations (1.16) and (1.17).
![]()
(1.19)
![]()
(1.20)
Choosing (Ts/L) and measuring “m”, “n” can be found. From (1.13), since “n” is found, d1 can be obtained as
![]()
(1.21)
The average inductor current during mode 2 (say “K”) can be obtained as the difference between the overall average inductor current and the sum of the average currents of the two outputs as
![]()
(1.22)
Combining (1.22) with (1.14), d2 can be obtained as
![]()
(1.23)
![]()
![]()
![]()
Figure 8. Prediction control algorithm. (a) Power and control schematic-Part 1. (b) Power and control schematic-Part 2. (c) Power and control schematic-Part 3. (d) Output voltages and inductor current (L = 30 µH). (e) Change in boost load from 0.53 to 0.96 A (L = 30 µH). (f) Effect of sudden change in buck load (L = 30 µH). (g) Output voltage, Inductor current, Triangular carrier. (h) Change in supply from 10 to 16 V (L = 7.5 µH). (i) Change in supply from 16 to 10 V (L = 7.5 µH).
Knowing d1 and d2, d3 can be found as
![]()
(1.24)
The algorithm for the prediction control is shown in Figure 8. The control block diagram is shown in Figures 8(a)-(c) below for the buck and boost outputs. The inverted output is an independent output and can be controlled without any difficulty. The closed loop simulation results for the buck and boost outputs are shown in Figures 8(d)-(i). The inductor current (without slope compensation) and the output voltages are shown in Figure 8(d). The effect of a sudden change in the boost output between 0.53 to 0.96 A is shown in Figure 8(e). Similarly, the effect of a sudden change in the buck output between 0.125 to 0.5 A is shown in Figure 8(f). The output voltages are found to be closely regulated and no cross regulation are observed. The period-doubling current oscillations can be removed by using a triangular carrier as suggested by Chen et al. (2003) and the corresponding inductor current and output voltages along with the carrier waveforms are shown in Figure 8(g).
To highlight the fact that the predictive control also works for a large ripple, the inductance value was changed from 30 µH to 7.5 µH and for a sudden change in supply voltage between 10 and 16 V, the output voltages, duty cycles and inductor current waveforms are shown in Figures 8(h)-(i). In Figure 8(h), for a sudden increase in the supply voltage from 10 to 16 V, the duty cycles adjust themselves to maintain the output voltages at the required values. Similarly, for a sudden drop in supply voltage, the inductor current smoothly rises as shown in Figure 8(i) to regulate the outputs.
5. Experimental Results
The hardware implementation is done for the converter in discontinuous mode using an FPGA controller, Spartan 3E XC3S250E system working at a clock frequency of 20 MHz. The pulses generated from the FPGA controller are passed through opto-couplers 6N137 and then given to the driver TC4584BP. They are then used to switch the MOSFETs IRF 840. The hardware waveforms are given in Figures 9(a)-(e) and the hardware setup is shown in Figure 10.
![]()
Figure 9. (a) Gate pulses to the switches. (b) Inductor current waveform. (c) Boost output. (d) Inverted output. (e) Buck output.
6. Conclusion
This paper proposed an alternate converter with a main and an auxiliary inductor, capable of generating both positive and negative outputs and in both buck and boost configurations. The topology does not involve any reverse power flow to the supply and hence time periods can be shorter and higher power levels are possible. The topology is validated through simulation using PSIM software and further through hardware results obtained with a Spartan FPGA system. The suggested topology is generic and is extendable to more outputs. A novel control method through duty cycle estimation has been suggested which is capable of regulating output voltages against line and load disturbances. Since the duty cycles of the next time period are estimated in the present cycle by direct computation, the control method is capable of overcoming cross-regulation issues.