[1]
|
H. Yabuta, M. Sano, K. Abe, T. Aiba, K. Nomura, T. Kamiya and H. Hosono, “High-Mobility Thin-Film Transistor with Amorphous InGaZnO4 Channel Fabricated by Room Temperature rf-Magnetron Sputtering,” Applied Physics Letters, Vol. 89, No. 11, 2006, Article ID: 112123.
|
[2]
|
J. K. Jeong, J. H. Jeong, H. W. Yang, J. S. Park, Y. G. Mo and H. D. Kim, “High Performance Thin Film Transistors with Cosputtered Amorphous Indium Gallium Zinc Oxide Channel,” Applied Physics Letters, Vol. 91, 2007, Article ID: 113505.
|
[3]
|
K. Sakariya, C. K. M. Ng, P. Servati and A. Nathan, “Accelerated Stress Testing of a-Si:H Pixel Circuits for AMOLED Displays,” IEEE Transactions on Electron Devices, Vol. 52, No. 12, 2005, pp. 2577-2583.
doi:10.1109/TED.2005.859635
|
[4]
|
H. C. Cheng, C. F. Chen and C. C. Lee, “Thin-Film Transistors with Active Layers of Zinc Oxide (ZnO) Fabricated by Low-Temperature Chemical Bath Method,” Thin Solid Films, Vol. 498, No. 1-2, 2006, pp. 142-145.
doi:10.1016/j.tsf.2005.07.101
|
[5]
|
P. Servati, D. Striakhilev and A. Nathan, “Above-Threshold Parameter Extraction and Modeling for Amorphous Silicon Thin-Film Transistors,” IEEE Transactions on Electron Devices, Vol. 50, No. 11, 2003, pp. 2227-2235. doi:10.1109/TED.2003.818156
|
[6]
|
K. Kaftanoglu, S. M. Venugopal, M. Marrs, A. Dey, E. J. Bawolek, D. R. Allee and D. Loy, “Stability of IZO and a-Si:H TFTs Processed at Low Temperature (200?C),” Journal of Display Technology, Vol. 7, No. 6, 2011, pp. 339-343. doi:10.1109/JDT.2011.2107879
|
[7]
|
D. C. Paine, B. Yaglioglu, Z. Beiley and S. Lee, “Amorphous IZO-Based Transparent Thin Film Transistors,” Thin Solid Films, Vol. 516, No. 17, 2008, pp. 5894-5898.
doi:10.1016/j.tsf.2007.10.081
|
[8]
|
E. N. Cho, J. H. Kang, C. E. Kim, P. Moon and I. Yun, “Analysis of Bias Stress Instability in Amorphous InGaZnO Thin-Film Transistors,” IEEE Transactions on Device and Materials Reliability, Vol. 11, No. 1, 2011, pp. 112-117. doi:10.1109/TDMR.2010.2096508
|
[9]
|
D. K. Schroeder, “Semiconductor Material and Device Characterization,” 2nd Edition, Wiley, Hoboken, 1998.
|
[10]
|
L. Dobrescu, M. Petrov, D. Dobrescu and C. Ravariu, “Threshold Voltage Extraction Methods for MOS Transistors,” Proceedings of International Semiconductor Conference, Vol. 1, 2000, pp. 371-374.
|
[11]
|
A. Ortiz-Conde, A. Cerdeira, M. Estrada, F. J. Gracia Sanchez and Rodolfo Quintero, “A Simple Procedure to Extract the Threshold Voltage of Amorphous Thin Film MOSFETs in the Saturation Region,” Solid State Electronics, Vol. 45, No. 5, 2001, pp. 663-667.
doi:10.1016/S0038-1101(01)00123-X
|
[12]
|
S. Sambandan and A. Nathan, “Equivalent Circuit Description of Thershold Voltage Shift in a-Si:H TFTs from a Probabilistic Analysis of Carrier Population Dynamics,” IEEE Transactions on Electron Devices, Vol. 53, No. 9, 2006, pp. 2306-2311. doi:10.1109/TED.2006.881012
|
[13]
|
T. Richards and H. Sirringhaus, “Bias-Stress Induced Contact and Channel Degradation in Staggered and Coplanar Organic Field-Effect Transistors,” Applied Physics Letters, Vol. 92, No. 2, 2008, Article ID: 023512.
|
[14]
|
H.-H. Hsieh, T. Kamiya, K. Nomura, H. Hosono and C.-C. Wu, “Modeling of Amorphous InGaZnO4 Thin Film Transistors and Their Subgap Density of States,” Applied Physics Letters, Vol. 92, No. 13, 2008, Article ID: 133503.
|