Share This Article:

Optimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity

Abstract Full-Text HTML XML Download Download as PDF (Size:4767KB) PP. 166-175
DOI: 10.4236/cs.2012.32022    5,179 Downloads   8,768 Views   Citations

ABSTRACT

At high speeds and high resolution, the Pipeline ADCs are becoming popular. The options of different stage resolutions in Pipelined ADCs and their effect on speed, power dissipation, linearity and area are discussed in this paper. The basic building blocks viz. Op-Amp Sample and Hold circuit, sub converter, D/A Converter and residue amplifier used in every stage is assumed to be identical. The sub converters are implemented using flash architectures. The paper implements a 10-bit 50 Mega Samples/Sec Pipelined A/D Converter using 1, 1.5, 2, 3, 4 and 5 bits/stage conversion techniques and discusses about its impact on speed, power, area, and linearity. The design implementation uses 0.18 μm CMOS technology and a 3.3 V power supply. The paper concludes stating that a resolution of 2 bits/stage is optimum for a Pipelined ADC and to reduce the design complexity, we may go up to 3 bits/stage.

Conflicts of Interest

The authors declare no conflicts of interest.

Cite this paper

P. Rao and K. Kishore, "Optimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity," Circuits and Systems, Vol. 3 No. 2, 2012, pp. 166-175. doi: 10.4236/cs.2012.32022.

References

[1] Rudy van de Plassey, “CMOS Analog-to-Digital and Digital-to-Analog Converters,” Springer, Delhi, 2005.
[2] D. A. Johns and K. Martin, “Analog Integrated Circuit Design,” Wiley, New Delhi, 2005.
[3] L. Brooks and H. S. Lee, “A Zero Crossing Based 8b, 200 MS/s Pipelined ADC,” IEEE ISSCC Digest Technical Papers, San Francisco, 11-15 February 2007, pp. 460461.
[4] J. G. Peterson, “A Monolithic Video A/D Converter,” IEEE Journal of Solid-State Circuits, Vol. 14, No. 6, 1979, pp. 932-937. doi:10.1109/JSSC.1979.1051300
[5] K. Hadidi, G. C. Temes and K. W. Martin, “Error Analysis and Digital Correction Algorithms for Pipelined A/D Converters,” Digest Technical Papers, IEEE International Symposium Circuits and Systems, New Orleans, 1-3 May 1990, pp. 1709-1712. doi:10.1109/ISCAS.1990.111950
[6] T. Matsuura et al., “An 8b 20 MHz CMOS Half-Flash A/D Converter,” IEEE International Solid-State Circuits Conference, San Francisco, 17-19 February 1988, pp. 220221.
[7] B. Razavi, “Design of Analog CMOS Integrated circuits,” Tata McGraw-Hill, Bangalore, 2002.
[8] J. P. Li and U.-K. Moon, “A 1.8-V 67-mW 10-bit 100M/S Pipelined ADC Using Time-Shifted CDS Technique,” IEEE Journal of Solid-State Circuits, Vol. 39, No. 9, 2004, pp. 1468-1476.
[9] T. B. Cho and P. R. Gray, “A 10-b, 20-Msample/s, 35 mW Pipeline A/D Converter,” IEEE Journal of SolidState Circuits, Vol. 30, No. 3, 1995, pp. 166-172. doi:10.1109/4.364429
[10] R. J. Baker, “CMOS Mixed-Signal Circuit Design,” 2nd Edition, IEEE Press, Piscataway, 2009.
[11] J. K. Fiorenza, T. Sepke, P. Holloway, C. G. Sodini and H. S. Lee, “Comparator-Based Switched Capacitor Circuits for Scaled CMOS Technologies,” IEEE Solid-State Circuits, Vol. 41, No. 12, 2006, pp. 2658-2668. doi:10.1109/JSSC.2006.884330
[12] S. H. Lewis et al., “A 10-b 20-Msample/s Analog-to-Digital Converter,” IEEE Journal Solid-state Circuits, Vol. 27, No. 3, 1992, pp. 351-358. doi:10.1109/4.121557

  
comments powered by Disqus

Copyright © 2018 by authors and Scientific Research Publishing Inc.

Creative Commons License

This work and the related PDF file are licensed under a Creative Commons Attribution 4.0 International License.