Calhoun, B.H. and Chandrakasan, A.P. (2007) A 256-kb 65-nm Sub-Threshold SRAM Design for Ultra-Low-Voltage Operation. IEEE Journal of Solid-State Circuits, 42, 680-688. https://doi.org/10.1109/JSSC.2006.891726
has been cited by the following article:
Related Articles: