F. C. Alegria and A. C. Serra, “Standared Histogram Test Precision of ADC Gain and Offset Error Estimation,” IEEE Transactions on Instru-mentation and Measurement, Vol. 56, No. 5, 2007, pp. 1527-1531. doi:10.1109/TIM.2007.907978

has been cited by the following article:

• TITLE: Computation of Error in Estimation of Nonlinearity in ADC Using Histogram Technique

  AUTHORS: Radhe Shyam Gamad, Deepak Kumar Mishra

  KEYWORDS: Nonlinearity, Transfer Characteristics, Code Bin Width, Error Estimation, Transition Levels

  JOURNAL NAME: Engineering, Vol.3 No.6, July 1, 2011

  ABSTRACT: Computation of error in estimation of nonlinearity in ADC using histogram test are reported in this paper. Error determination in estimation of Differential Nonlinearity (DNL) and Integral Nonlinearity (INL) of an ADC is done by taking deviation of estimated value from actual value. Error in estimated INL and DNL is determined to check the usefulness of basic histogram test algorithm. Arbitrary error is introduced in ideal simulated ADC transfer characteristics and full scale simulated sine wave is applied to ADC for computation of error in estimation of transition levels and nonlinearity. Simulation results for 5 and 8 bit ADC are pre-sented which show effectiveness of the proposed method.