Bade, S. and Hutchings, B. (1997) FPGA Based Stochastic Neural Network Implementation. Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, Napa Valley, 10-13 April 1994, 189-198. http://dx.doi.org/10.1109/FPGA.1994.315612

has been cited by the following article:

• TITLE: Implementation of High Performance Electronic Circuits for Zero Suppression and Encoding of Digital Signals

  AUTHORS: Ashraf H. Yahia, Amr Radi, Salwa M. Youssef

  KEYWORDS: DAQ, FPGA, VHDL, ASICs, ISE, ISim

  JOURNAL NAME: Journal of Signal and Information Processing, Vol.6 No.3, August 25, 2015

  ABSTRACT: This paper presents a design of a data processing circuit for receiving digital signals from front end-electronic board chips of a specific nuclear detector, encoding and triggering them via specific optical links operating at a specific frequency. Such processed signals are then fed to a data acquisition system (DAQ) for analysis. Very high-speed integrated circuit hardware description language (VHDL) algorithms and codes were created to implement this design using field programmable gate array (FPGA) devices. The obtained data were simulated using international standard simulators.