Plas, G.-V., Decoutere, S. and Donnay, S. (2006) A 0.16 pJ/Conversion-Step 2.5 mW 1.25 GS/s 4 b ADC in a 90 nm Digital CMOS Process. IEEE International Solid-State Circuits Conference Digest Technical Papers, San Francisco, 6-9 February 2006.

has been cited by the following article:

• TITLE: A 0.5-V, 1.2-GS/s, 6-Bit Flash ADC Using Temporarily-Boosted Comparator

  AUTHORS: Kenichi Ohhata, Masataro Iwamoto, Naoto Yamaguchi

  KEYWORDS: ADC, Low Voltage, Flash, Comparator, Calibration

  JOURNAL NAME: Circuits and Systems, Vol.6 No.8, August 20, 2015

  ABSTRACT: A low-voltage, high-speed flash ADC is designed. The bottleneck of the operation speed in the low-voltage region is the delay time increase of the comparator. The temporarily boosted comparator is proposed to address this problem. The proposed circuit only boosts the supply voltage in the comparison phase, and therefore, can reduce the delay time while keeping the power overhead to a minimum. Moreover, the body bias control calibration is combined with the temporarily boosted technique. This helps to create a low-power and high-precision comparator. A 0.5-V, 6-bit flash ADC was designed by using 65-nm CMOS technology to demonstrate the effectiveness of the proposed technique. The simulation results showed a high sampling frequency of 1.2 GHz, a low power consumption of 1.4 mW, and an FOM of 28 fJ/conv.-step even at a low supply voltage of 0.5 V.