TDTL Based Frequency Synthesizers with Auto Sensing Technique

Mahmoud AL-QUTAYRI, Saleh AL-ARAJI, Abdulrahman AL-HUMAIDAN

College of Engineering, Khalifa University of Science, Technology and Research, Sharjah Campus, Sharjah, UAE.

DOI: 10.4236/ijcns.2009.25036                

Abstract

This paper presents a frequency synthesizer architecture based on the time delay digital tanlock loop (TDTL). The loop is of the first order type. The synthesizer architecture includes an adaptation mechanism to keep the complete system in lock. The mechanism uses a frequency sensing structure to control critical TDTL parameters responsible for locking. Both integer and fractional multiples of the loop reference frequency are synthesized by the new architecture. The ability of the TDTL based frequency synthesizer to respond to sudden variations in the system input frequency is studied. The results obtained indicate the proposed synthesizer has a robust performance and is capable of responding to those changes provided that they are within the bounds of its locking region.

Keywords

Time-Delay Tanlock Loop, Frequency Synthesizer, Phase Lock Loop, Indirect Synthesis

Conflicts of Interest

The authors declare no conflicts of interest.

References

[1]	Y. Kim, B. Jang Jeong, J. Chung, C. Hwang, J. S. Ryu, K. Kim, and Y. Kim, “Beyond 3G: Vision, requirements, and enabling technologies,” IEEE Communications Magazine, Vol. 41, No. 3, pp. 120-124, March 2003.
[2]	A. Goldsmith, “Wireless communications,” Cambridge University Press, 2005.
[3]	P. Liu, Z. Tao, Z. Lin, E. Erkip, and S. Panwar, “Cooperative wireless communications: A cross-layer approach,” IEEE Wireless Communications, pp. 84-92, August 2006.
[4]	C. Lam and B. Razavi, “A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-μm CMOS technology,” IEEE Journal of Solid-State Circuits, Vol. 35, No. 5, pp. 788-794, May 2000.
[5]	F. M. Gardner, “Phaselock techniques,” 3rd Edition, Wiley, 2005.
[6]	T. H. Lin, W. J. Kaiser, and G. J. Pottie, “Integrated low-power communication system design for wireless networks,” IEEE Communications Magazine, pp. 142-150, December 2004.
[7]	R. B. Staszewski and P. T. Balsara, “All-digital frequency synthesizer in deep-submicron CMOS,” Wiley, 2006.
[8]	S. T. Moon, A. Valero-Lopez, and E. Sanchez-Sinencio, “Fully integrated frequency synthesizers: A tutorial,” International Journal of High Speed Electronics and Systems, Vol. 15, No. 2, pp. 353-375, June 2005.
[9]	J. Vankka and K. A. I. Halonen, “Direct digital synthesizers: Theory, design and applications,” Springer, 2001.
[10]	D. D. Caro and A. G. M. Strollo, “High-performance direct digital frequency synthesizer using piecewise- polynomial approximation,” IEEE Transaction Circuits and Systems I, Vol. 52, No. 2, pp. 324-337, February 2005.
[11]	M. Kozak and E. G. Friedman, “Design and simulation of fractional-N PLL frequency synthesizer,” International Symposium on Circuits and Systems, pp. 780-783, 2004.
[12]	K. Shu and E. S. Sinencio, “CMOS PLL synthesizers: Analysis and design,” Springer, 2005.
[13]	K. Woo, Y. Liu, E. Nam, and D. Ham, “Fast-lock hybrid PLL combining fractional-N and integer-N modes of differing bandwidths,” IEEE Journal of Solid-State Circuits, Vol. 43, No. 2, pp. 379-389, February 2008.
[14]	Z. Hussain, B. Boashash, M. H. Ali, and S. A. Araji “A time-delay digital tanlock loop,” IEEE Transaction Signal Processing, Vol. 49, No. 8, pp. 1808-1815, 2001.
[15]	C. Lee and C. K. Un, “Performance analysis of digital tanlock loop,” IEEE Transaction Communications, Vol. 30, pp. 2398-2411, October 1982.
[16]	Z. M. Hussain, “Performance analysis of time-delay phase-shifter in additive Gaussian noise: A statistical comparison with Hilbert transformer,” 6th International Symposium on Signal Processing and Its Applications (ISSPA), August 2001.
[17]	M. A. Qutayri, S. A. Araji, and N. A. Moosa, “Improved first-order time-delay tanlock loop architectures,” IEEE Transaction Circuits and Systems Part-I, Vol. 53, No. 9, pp. 1896-1908, 2006.
[18]	S. R. A. Araji, Z. M. Hussain, and M. A. A. Qutayri, “Digital phase lock loops: Architectures and applica-tions,” Springer, 2006.
[19]	J. C. Osborne, “Stability analysis of an nth power digital phase-locked loop-part I: First-order DPLL,” IEEE Transaction Communications, Vol. 28, pp. 1343-1354, August 1980.
[20]	Q. Nasir, “Extended lock range zero-crossing digital phase-locked loop with time delay,” EURASIP Journal on Wireless Communications and Networks, Vol. 5, No. 3, pp. 413-418, 2005.
[21]	Z. M. Hussain, “Convergence behavior of first-order time-delay digital tanlock loop,” IEEE Communication Letters, Vol. 6, No. 7, pp. 291-293, July 2002.